TITLE

Calypto and Cadence Deliver Optimized Power Flow

PUB. DATE
June 2008
SOURCE
Portable Design;Jun2008, Vol. 14 Issue 6, p48
SOURCE TYPE
Periodical
DOC. TYPE
Product Review
ABSTRACT
The article evaluates the RTL power optimization flow from Calypto Design Systems Inc.
ACCESSION #
33240697

 

Related Articles

  • CALYPTO TO POWER-MANAGEMENT EXPERTS: HAVE IT YOUR WAY. Wilson, Ron // EDN;3/18/2010, Vol. 55 Issue 6, p16 

    The article evaluates the PowerAdviser flow from Calypto Design Systems.

  • Tool Automates Power Optimization Of Embedded SoC Memories. Maliniak, David // Electronic Design;6/25/2009, Vol. 57 Issue 13, p18 

    The article evaluates the PowerPro MG, a memory gating tool, from Calypto Design Systems.

  • SoC power optimisation.  // EDN Europe;May2008, Vol. 53 Issue 5, p71 

    The article evaluates the PowerPro Cg, an automated register-transfer-level (RTL) power optimisation tool with graphical visualisation, from Calypto Design System Inc.

  • Sequential-Logic Equivalence Checker Gins Capacity And Speeds Up Runtimes.  // Electronic Design;6/22/2006, Vol. 54 Issue 13, p27 

    The article introduces the Sequential-Logic Equivalence Checker(SLEC) 2.0 developed by Calypto. It increases capacity by 100 times for system-level designs . It improves runtimes and simplifies the debugging process with counter-example enhancements. It has an extended sequential-analysis engine...

  • Calypto Design Systems Steering the Modern Chip Revolution.  // Siliconindia;Mar2015, p22 

    The article focuses on the semiconductor manufacturing company Calypto Design Systems Inc. It states that the company focuses on the high level synthesis (HLS) hardware designs, power optimization, and functional verifications. It notes that its Catapult high level synthesis platform empowers...

  • EDA company offers RTL tools for synthesis.  // Electronics Weekly;10/5/2005, Issue 2212, p5 

    The article reports that Calypto Design Systems Inc., the U.S. EDA firm, is integrating its SLEC tool with the Cynthesizer high level synthesis tool from Forte Design Systems Inc. Earlier this year Calypto worked with Mentor Graphics Corp. to integrate SLEC with Mentor's Catapult C tool. SLEC is...

  • Sequential Power Optimization Tool Pinpoints Clock-Gating Opportunities At RTL.  // Electronic Design;3/29/2007, Vol. 55 Issue 7, p30 

    The article evaluates PowerPro CG which identifies microarchitectural changes that result in a lower-power circuit, from Calypto Design Systems Inc.

  • Calypto fields RTL-clock-gating tool. Santarini, Michael // EDN;5/24/2007, Vol. 52 Issue 11, p24 

    The article offers information on PowerPro CG, an automatic clock-gating tool from Calypto Inc.

  • Equivalence Checker Formally Verifies Bug-Free RTL Clock Gating. Maliniak, David // Electronic Design;11/16/2006, Vol. 54 Issue 26, p30 

    The article evaluates the RTL clock-gating technique Sequential Logic Equivalence Checking for Clock Gating from Calypto Design Systems Inc.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics