TITLE

Chipset enables compact, advanced multimedia handsets

PUB. DATE
December 2005
SOURCE
Portable Design;Dec2005, Vol. 11 Issue 12, p30
SOURCE TYPE
Periodical
DOC. TYPE
Product Review
ABSTRACT
The article evaluates the product Vision X115, a chipset platform and offers information on the Vision mobile handset architecture, software framework, platform's analog baseband and digital baseband, power management platform and price.
ACCESSION #
19162873

 

Related Articles

  • Design Issues and Implications for the Application of Logical Multiprocessor Interconnection Architectures in Networks-on-Chip. Tayan, Omar // International Journal of Research & Reviews in Computer Science;Sep2012, Vol. 3 Issue 4, p1782 

    Future System-on-Chip (SoC) designs are required to integrate hundreds of cores within a single chip in order to accomodate the rapid progress in silicon technology within Integrated Circuits (IC). Hence, it is essential that SoC designs incorporate on-chip communication networks. This study...

  • Top Ten design & verification.  // Electronic Design;1/12/2004, Vol. 52 Issue 1, p110 

    Reports on the requirement of a modeling of a transaction-level systems platform or a hardware or a hardware/software environment for electronic system design. Intensification of verification challenges posed by nanometer design; Increased emphasis on formal verification techniques; Importance...

  • Teaching DSP implementation: The big picture. Dahnoun, N.; Brand, J. // International Journal of Electrical Engineering Education;Jul2012, Vol. 49 Issue 3, p202 

    Starting a digital signal processing (DSP) implementation course can be a daunting task, especially with the advanced DSP algorithms, complex DSP processor architectures and sophisticated development tools that are developed to satisfy consumer demands. These courses can be split into...

  • Adaptive Multiclient Network-on-Chip Memory Core: Hardware Architecture, Software Abstraction Layer, and Application Exploration. Göhringer, Diana; Meder, Lukas; Werner, Stephan; Oey, Oliver; Becker, Jürgen; Hübner, Michael // International Journal of Reconfigurable Computing;2012, p1 

    This paper presents the hardware architecture and the software abstraction layer of an adaptive multiclient Network-on-Chip (NoC) memory core. The memory core supports the flexibility of a heterogeneous FPGA-based runtime adaptive multiprocessor system called RAMPSoC. The processing elements,...

  • Software makes full use of 8051's interrupt system. Deng Yong; Travis, Bill // EDN Europe;Dec2001, Vol. 46 Issue 12, p51 

    Shows a pseudo-RETI instruction to provide a five-priority-level interrupt system for the 8051P microcontroller. Provision of an interrupt-priority order from high to low; Execution of the IT0 or IT1 interrupt-service routine; Exchange of hardware circuits with the use of INT1 and INT2.

  • INDUSTRIAL-STRENGTH ANALOG. Israelsohn, Joshua // EDN;3/17/2005, Vol. 50 Issue 6, p44 

    This article provides information on the success of analog-signal-processing blocks operating on fewer than a handful of volts for those companies that can ply the analog craft within the confines of complimentary metal oxide semiconductors-integrated circuit technologies, as of March 2005. As...

  • MOTU Traveler FireWire I/O With Preamps. Cerra, Steve L. A. // Mix;Jan2006, Vol. 30 Issue 1, p128 

    The article features the MOTU Traveler FireWire I/O with Preamplifiers. The Traveler displays a rear panel balanced inputs and line-level TRS ins and outs. The first four rotary knobs control over the analog circuit. It enumerates the sync capabilities of the Traveler.

  • A NEW DESIGN REUSE APPROACH FOR VOIP IMPLEMENTATION INTO FPSOCS AND ASICS. Izeboudjen, Nouma; Lazib, Dalila; Bakiri, Mohammed; Abid, Feroudja; Titri, Sabrina; Louiz, Fatiha // International Journal on Soft Computing;Nov2013, Vol. 4 Issue 4, p21 

    The aim of this paper is to present a new design reuse approach for automatic generation of Voice over Internet protocol (VOIP) hardware description and implementation into FPSOCs and ASICs. Our motivation behind this work is justified by the following arguments: first, VOIP based System on chip...

  • Preview USB performance in an SOC design using a SystemC virtual platform. Jain, Kshitiz; Jindal, Rohit; Middha, Bhuvan; Smart, Rob // EDN;2/16/2006, Vol. 51 Issue 4, p37 

    The article discusses the optimization of embedded code in a universal serial bus (USB) performance using a system-on-chip virtual platform. Programmers are turning to virtual platforms, which use software to model the architecture and functions of the target hardware to evaluate and optimize...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics