DfM: What's real now?

Chenmin Hu
August 2007
Microlithography World;Aug2007, Vol. 16 Issue 3, p20
Trade Publication
The author comments on the design for manufacturing (DfM) methodology. According to him, such methodology is design centric because it improves yield and minimizes manufacturing errors by bringing manufacturing information up into chip design flow. He believes DfM is actually thriving, providing value, achieving profit, garnering users and getting into manufacturing as well as design flow.


Related Articles

  • Disaggregation is way forward. Byers, Chuck // Electronics Weekly;3/3/2004, Issue 2136, p20 

    The author reflects on several issues related to Europe's semiconductor industry. He comments that growth is no longer restricted to integrated device manufacturers with all the necessary ingredients for silicon manufacturing and marketing. He discusses that the necessity for highly efficient...

  • Fine Lines in High Yield (Part CLXVII). Dietz, Karl // CircuiTree;Aug2009, Vol. 22 Issue 8, p18 

    The article offers information on through-silicon-via (TSV) technology. It provides a comparison between via-first and via-last TSV processes. It details the advantages and disadvantages of the two process sequences. It cites the beneficial effect of improved organic additive compositions on via...

  • 90nm Still Has Vias To Cross. Chappell, Jeff // Electronic News;3/25/2002, Vol. 48 Issue 13, p10 

    Reports on several issues faced by semiconductors manufacturers and their suppliers in developing devices with 90 nanometer (nm) gates. Problems faced by chipmakers and suppliers in developing devices with 90 nanometer features; Remarks from Pete Nunan, vice president of yield technology...

  • Microchips have ridges. Koucky, Sherri; Mraz, Stephen // Machine Design;09/07/2000, Vol. 72 Issue 17, p42 

    Deals with the microchip fabrication process developed at Sandia Laboratory which creates raised, microscopic enclosed canals on chips to let liquids or gases flow between chip features. Usefulness of the structures; Details of the process.

  • Auto CD-SEM edge-placement error for OPC and process modeling. Tabery, Cyrus; Page, Lorena // Solid State Technology;Jul2006, Vol. 49 Issue 7, p81 

    The article reports that a process for edge-placement error (EPE) measurement has been developed that utilizes an automated CD-SEM as part of an optical proximity correction (OPC) model building and process quantification flow in the integrated circuit manufacturing process. Design-based...

  • A high-temperature batch-spray process for implanted resist stripping. Butterbaugh, Jeffery W.; Christenson, Kurt K.; Nam Pyo Lee // Solid State Technology;Jun2006, Vol. 49 Issue 6, p83 

    The article focuses on the efficient stripping of photoresist masking materials in a repetitive integrated circuit manufacturing. In the article, the equipment used in stripping photoresist is a batch spray system for processing 300 millimeter wafers. It was found out that by removing the need...

  • Fifty years on, IC industry's greatest invention is itself. Derbyshire, Katherine // Solid State Technology;Nov2007 Supplement, Vol. 50, pS6 

    The article provides an overview of the history of the semiconductor industry in the U.S. The author mentions the launching of the journal, which was able to record the development of important methods in manufacturing processes. Furthermore, the author cites the evolution of the integrated...

  • Unveiling the Next Generation. Huemoeller, Ron; Rusli, Sukianto; Kuchibhotla, S. Krishna; Wojcik, Leszek; Appasamy, Sreeram; Jain, Kanti // CircuiTree;Jun2007, Vol. 20 Issue 6, p12 

    The article focuses on integrated circuit (IC) substrate circuit formation. Although semiconductors and other electronic packaging technology are developing at fast rates, the substrate portion of the IC packaging industry has exhibited incremental technology advancement. This prompted...

  • Wafer Dicing: A Sticky Situation. von Trapp, Fran├žise // Advanced Packaging;Mar2007, Vol. 16 Issue 2, p38 

    The article focuses on the wafer dicing, a process wherein the integrated circuits on a silicon wafer are separated, in the electronic industries. The standard dicing started with the mounting of thinned wafers to produce a tape fixed of steel ring. It claims that traditional sawing and...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics