TITLE

Editorial

AUTHOR(S)
Hager, William W.
PUB. DATE
November 2005
SOURCE
Computational Optimization & Applications;Nov2005, Vol. 32 Issue 3, p5
SOURCE TYPE
Academic Journal
DOC. TYPE
Editorial
ABSTRACT
The article highlights the "Conference on Multi-scale Optimization Methods and Applications" hosted by the Center for Applied Optimization on February 26 -28, 2004 at the University of Florida in California. The focus of the conference was on the development of new solution methodologies. Among the applications presented were the circuit placement problem in very large scale integration design, the protein folding problem and drug design, a wireless sensor location problem, Internet optimization, the sitting of substations in an electrical network, optimal dosages in the treatment of cancer by radiation therapy, facility location and shape and topology optimization.
ACCESSION #
20191546

 

Related Articles

  • Parallel Implementation of Polygon Clipping Using Transputer. Qatawneh, Mohammad; Sleit, Azzam; Almobaideen, Wesam // American Journal of Applied Sciences;2008, Vol. 6 Issue 2, p214 

    This research describes a parallel implementation of Liang-Barsky clipping algorithm on a pipeline network configuration. The implemented configuration uses pipeline of four transputers and programmed under Occam2 language. In order to achieve the concurrency, to improve the performance and to...

  • Mapping Complex, Large - Scale Spiking Networks on Neural VLSI. Mayr, Christian; Ehrlich, Matthias; Henker, Stephan; Wendt, Karsten; René Schüffny // International Journal of Applied Science, Engineering & Technolo;2008, Vol. 4 Issue 1, p37 

    Traditionally, VLSI implementations of spiking neural nets have featured large neuron counts for fixed computations or small exploratory, configurable nets. This paper presents the system architecture of a large configurable neural net system employing a dedicated mapping algorithm for...

  • OFFSET/FETCH, Part I. Ben-Gan, Itzik // SQL Server Magazine;Mar2011, Vol. 13 Issue 3, p20 

    The article discusses the features and basic information on a new filter from Microsoft SQL Server Denali called OFFSET/FETCH which can filter a requested range of rows based on given ordering, a number of rows to skip, and several rows to return. It explains the optimization of SQL Server, the...

  • Generating Test Data with Enhanced Context-Free Grammars. Maurer, Peter M. // IEEE Software;Jul90, Vol. 7 Issue 4, p50 

    Evaluates an enhanced context-free grammar programming tool for generating test data. Usefulness of context-free grammars in functional testing of very large-scale integrated circuits; Description of data-generation language; Way to create a test grammar.

  • VLSI Circuit Performance Optimization by Geometric Programming. Chu, Chris; Wong, D. F. // Annals of Operations Research;2001, Vol. 105 Issue 1-4, p37 

    Delay of VLSI circuit components can be controlled by varying their sizes. In other words, performance of VLSI circuits can be optimized by changing the sizes of the circuit components. In this paper, we define a special type of geometric program called unary geometric program. We show that...

  • Relaxation and Clustering in a Local Search Framework: Application to Linear Placement. Sung-Woo Hur, M. O.; Lillis, John // VLSI Design;Mar2002, Vol. 14 Issue 2, p143 

    This paper presents two primary results relevant to physical design problems in CAD/VLSI through a case study of the linear placement problem. First a local search mechanism which incorporates a sophisticated neighborhood operator based on constraint relaxation is proposed. The strategy exhibits...

  • New VLSI Architecture for Motion Estimation Algorithm. Reddy, V. S. K.; Sengupta, S.; Latha, Y. M. // Proceedings of World Academy of Science: Engineering & Technolog;2007, Vol. 20, p383 

    This paper presents an efficient VLSI architecture design to achieve real time video processing using Full-Search Block Matching (FSBM) algorithm. The design employs parallel bank architecture with minimum latency, maximum throughput, and full hardware utilization. We use nine parallel...

  • OPTIMIZING WEB SERVER'S DATA TRANSFER WITH HOTLINKS. Kranakis, Evangelos; Krizanc, Danny; Martin, Miguel Vargas // Proceedings of the IADIS International Conference on WWW/Interne;Nov2003, p341 

    We study the optimization of the expected number of bytes that must be transferred by a Web server when a user visits one of its pages. Given a Web site, we want to find an assignment of hotlinks (shortcuts) that minimizes the expected data transfer, i.e., the average amount of bytes to be...

  • A framework for insight into the impact of interconnect on 0.35-micrometer VLSI performance. Raje, Prasad // Hewlett-Packard Journal;Feb95, Vol. 46 Issue 1, p97 

    Describes the advanced interconnect modeling (AIM) design and learning tool for very large scale integration (VLSI) circuit and technology designers. System modeled by AIM; AIM delay model; Optimum wire width and thickness; Accurate delay modeling; Insights provided by AIM. INSET: Glossary..

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sign out of this library

Other Topics