TITLE

Guest Editor's Introduction

AUTHOR(S)
Joe, Kazuki
PUB. DATE
April 2000
SOURCE
International Journal of Parallel Programming;Apr2000, Vol. 28 Issue 2, p133
SOURCE TYPE
Academic Journal
DOC. TYPE
Editorial
ABSTRACT
This article introduces the themes of the papers featured in the April 2000 special issue of the "International Journal of Parallel Programming." The first paper describes a loop transformation algorithm. The second paper proposes a new way to develop concurrent programs, called hypersequential programming. The third paper introduces a workstation cluster implementing a distributed shared-memory mechanism. Lastly, the fourth paper discusses issues of multilevel parallelization and how they affect design of parallelizing compilers.
ACCESSION #
17143252

 

Related Articles

  • A Loop Transformation Algorithm for Communication Overlapping. Ishizaki, Kazuaki; Komatsu, Hideaki; Nakatani, Toshio // International Journal of Parallel Programming;Apr2000, Vol. 28 Issue 2, p135 

    Overlapping communication with computation is a well-known approach to improving performance. Previous research has focused on optimizations performed by the programmer. This paper presents a compiler algorithm that automatically determines the appropriate loop indices of a given nested loop and...

  • A Vectorizing Compiler for Multimedia Extensions. Sreraman, N.; Govindarajan, R. // International Journal of Parallel Programming;Aug2000, Vol. 28 Issue 4, p363 

    In this paper, we present an implementation of a vectorizing C compiler for Intel's MMX (Multimedia Extension). This compiler would identify data parallel sections of the code using scalar and array dependence analysis. To enhance the scope for application of the subword semantics, our compiler...

  • Compilation Techniques for Multimedia Processors. Krall, Andreas; Lelait, Sylvain // International Journal of Parallel Programming;Aug2000, Vol. 28 Issue 4, p347 

    The huge processing power needed by multimedia applications has led to multimedia extensions in the instruction set of microprocessors which exploit subword parallelism. Examples of these extended instruction sets are the Visual Instruction Set of the UltraSPARC processor, the AltiVec...

  • INTEGRATING PROFILING INTO MDE COMPILERS. Aranega, Vincent; Rodrigues, A. Wendell O.; Etien, Anne; Guyomarch, Fréderic; Dekeyser, Jean-Luc // International Journal of Software Engineering & Applications;Jul2014, Vol. 5 Issue 4, p1 

    Scientific computation requires more and more performance in its algorithms. New massively parallel architectures suit well to these algorithms. They are known for offering high performance and power efficiency. Unfortunately, as parallel programming for these architectures requires a complex...

  • An Abstract Semantically Rich Compiler Collocative and Interpretative Model for OpenMP Programs. Mokbel, Mohammed F.; Kent, Robert D.; Wong, Michael // Computer Journal;Aug2011, Vol. 54 Issue 8, p1325 

    To understand the behavior of OpenMP programs, special tools and adaptive techniques are needed for performance analysis. However, these tools provide low-level profile information at the assembly and functions boundaries via instrumentation at the binary or code level, which are very hard to...

  • C/C++ Compiler Targets Multicore Chips. Wong, William // Electronic Design;6/22/2006, Vol. 54 Issue 13, p28 

    The article introduces Vector C compiler developed by Codeplay. Its approach is different from other explicit parallel programming environments. The compiler checks dependencies and generates code that can fit a range of targets, including single-instruction multiple-data and singlecore...

  • pocl: A Performance-Portable OpenCL Implementation. Jääskeläinen, Pekka; Lama, Carlos; Schnetter, Erik; Raiskila, Kalle; Takala, Jarmo; Berg, Heikki // International Journal of Parallel Programming;Oct2015, Vol. 43 Issue 5, p752 

    OpenCL is a standard for parallel programming of heterogeneous systems. The benefits of a common programming standard are clear; multiple vendors can provide support for application descriptions written according to the standard, thus reducing the program porting effort. While the standard...

  • Software Engineering with Transactional Memory Versus Locks in Practice. Pankratius, Victor; Adl-Tabatabai, Ali-Reza // Theory of Computing Systems;Oct2014, Vol. 55 Issue 3, p555 

    Transactional Memory (TM) promises to simplify parallel programming by replacing locks with atomic transactions. Despite much recent progress in TM research, there is very little experience using TM to develop realistic parallel programs from scratch. In this article, we present the results of a...

  • Parallel Compiler.  // Network Dictionary;2007, p365 

    A definition of the term "parallel compiler" in the context of computer software is presented. This refers to a type of computer compiling technique that speeds up the process of compilation on multi-processor machines. Super-computers and other large scale multi-processor machines make use of...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics