TITLE

Novel self-aligned W/TiN/TiSi2 contact structure for very shallow junctions and interconnections

AUTHOR(S)
Joshi, R. V.; Moy, D.; Brodsky, S.; Charai, A.; Krusin-Elbaum, L.; Restle, P. J.; Nguyen, T. N.; Oh, C. S.
PUB. DATE
April 1989
SOURCE
Applied Physics Letters;4/24/1989, Vol. 54 Issue 17, p1672
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This letter describes a novel structure for very large scale integrated contact and interconnect technology that involves selective deposition of W on self-aligned TiN/TiSi2. The TiN layer serves to protect reaction between WF6 and TiSi2 and underlying Si during W deposition as well as to promote adhesion of W layer and minimize contact resistance. The selective deposition of W on TiN, very difficult with conventional hydrogen reduction process, is accomplished by employing a recently developed silane reduction process. The structure prevents silicon consumption leading to the encroachment commonly found in tungsten deposited directly on silicon in very shallow junctions. It is demonstrated that such a structure results in low contact resistance and junction leakages and is applicable to subhalf-micron devices. Tungsten with low resistivity of 8–9 μΩ cm can be achieved at room temperature with the resulting drop by a factor of 3–4 at liquid-nitrogen temperature making the structure more attractive for low-temperature application.
ACCESSION #
9830907

 

Related Articles

  • VLSI conferences spotlight advances in processes, device structures, and circuit design. Bursky, Dave // Electronic Design;6/10/96, Vol. 44 Issue 12, p37 

    Reports on VLSI technology-related conferences entitled `The 1996 Symposium on VLSI Technology' and `Symposium on VLSI Circuits' at the Hilton Hawaiian Village in Honolulu. Topics to be discussed; Workshops and technical sessions. INSETS: Analog developments at the VLSI circuits...

  • Lithography error sources quantified by statistical metrology. Yu, Crid; Spanos, Costas J. // Solid State Technology;Feb96, Vol. 39 Issue 2, p93 

    Reports on the application of statistical metrology to a 0.35-micron lithography process in very large scale integration fabrication. Errors determined by statistical metrology; Orthogonal sets of categories to describe variability in very large scale integration fabrication; Performance of...

  • LTX books $10M in orders for ATE from LG of Korea.  // Electronic News;11/6/95, Vol. 41 Issue 2090, p66 

    Informs that LTX received orders for more than $10 million worth of multiple Delta/ST mixed-signal VLSI test systems from LG International (formerly Lucky Goldstar).

  • Teradyne to stress `common platform' tester. J.D. // Electronic News (10616624);7/01/96, Vol. 42 Issue 2123, p4 

    Reports that Teradyne will emphasize on a common platform very large scale integrated (VKSI) logic circuit tester to be introduced at the 1996 International Test Conference. De-emphasizing development of the Vega Series logic test system; Comments from company officials; Target customers; Memory...

  • Scooping up some customers.  // Electronic News (10616624);7/08/96, Vol. 42 Issue 2124, p4 

    Focuses on Teradyne's de-emphasis of its Megatest Vega Series Logic tester in favor of a common platform VLSI logic product. Product features.

  • A study on the capacitance--voltage characteristics of metal-Ta...O...-silicon capacitors for... Lai, Benjamin Chih-ming; Kung, Nan-hui // Journal of Applied Physics;4/15/1999 Part 1 of 2, Vol. 85 Issue 8, p4087 

    Studies the voltage characteristics of gold/tantalum oxide/silicon capacitors for very large scale integration metal-oxide-semiconductor gate oxide applications. Experimental details; Result and discussion; Conclusion.

  • Technology advances abound for next-generation monolithic circuits at two VLSI symposiums. Bursky, Dave // Electronic Design;5/30/95, Vol. 43 Issue 11, p35 

    Announces the holding of the 1995 Symposium on VLSI Technology and its companion Symposium on VLSI Circuits. Subjects to be discussed; Brief information on the subjects; Companies pushing for the developments. INSET: Want to go? (Meeting schedule)..

  • Full via first dual damascene challenges. Jessen, S.W.; Wolf, T.M.; Lytle, S.A.; Gibson, G.W.; Steiner, K.G. // Solid State Technology;Apr2003, Vol. 46 Issue 4, p36 

    Discusses the workability of a full via first dual damascene processing scheme. Requirement of optimized substrate stack; Application to advanced very large scale integration technologies; Capacity to mimic conventional metallization processes.

  • Very large-scale arrays of biomolecules. Montgomery, Don // Nature Genetics;Nov99 Supplement, Vol. 23, p63 

    Presents an abstract for the article on very large-scale biomolecular biochips.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics