TITLE

Universal relation between electron channeling line intensity and thickness of disordered layers on single crystals

AUTHOR(S)
Suzuki, Tadashi; Kido, Yoshiaki
PUB. DATE
October 1988
SOURCE
Applied Physics Letters;10/17/1988, Vol. 53 Issue 16, p1486
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Electron channeling patterns (ECP’s) were measured for Si and GaAs single crystals with thin polycrystal films or ion-damaged layers on the top surfaces. The intensity scans along channeling lines provide quantitative information on the above disordered layer thickness. We have derived a universal relation between the channeling line intensity and disordered layer thickness. This scaling law is independent of channeling planes and species of the single crystals and disordered layers.
ACCESSION #
9828491

 

Related Articles

  • Surface topology of GaAs(100) after focused ion beam implantation os Si[sup ++]. Schmuki, P.; Erickson, L.E. // Applied Physics Letters;3/10/1997, Vol. 70 Issue 10, p1305 

    Applies GaAs(100) to Si[sup ++] doses ranging from 3x10[sup 13] to 3x10[sup 16]cm[sup -2] using a focused ion beam. Examination of the surface topology and roughness of implanted lines and squares; Discovery of height protrusions and surface roughness; Discussion of the different causes of...

  • Criterion for blocking threading dislocations by strained buffer layers in GaAs grown on Si substrates. El-Masry, N. A.; Tarn, J. C. L.; Hussien, S. // Applied Physics Letters;11/13/1989, Vol. 55 Issue 20, p2096 

    An energy model has been used to calculate the minimum critical thickness in strained-layer superlattices that is required to block threading dislocations. The model calculates the total change in the system energy that results from the presence of a bent dislocation segment at the strained...

  • MIT Researchers Develop Smallest Indium Gallium Arsenide Transistor Ever Built.  // Power Electronics Technology Exclusive Insight;1/22/2013, p4 

    The article reports that a team of researchers from MIT's Microsystems Technology Laboratories has built the smallest gallium arsenide transistor. Despite being just 22 nanometers in length, this transistor reportedly performs well, making it a promising candidate to replace silicon in computing...

  • Determination of As and Ga planes by convergent beam electron diffraction. Liliental-Weber, Z.; Parechanian-Allen, L. // Applied Physics Letters;11/3/1986, Vol. 49 Issue 18, p1190 

    Convergent beam electron diffraction using either the (200) systematic row and/or the (011) zone axis was successfully applied to determine the crystal polarity in (011) GaAs samples. This method makes it possible to distinguish the stacking sequence of the As and Ga planes. The information...

  • Effect of in situ and ex situ annealing on dislocations in GaAs on Si substrates. Choi, C.; Otsuka, N.; Munns, G.; Houdre, R.; Morkoç, H.; Zhang, S. L.; Levi, D.; Klein, M. V. // Applied Physics Letters;4/13/1987, Vol. 50 Issue 15, p992 

    Gallium arsenide layers grown by molecular beam epitaxy on (100) Si substrates were subjected to annealing under As overpressure at 650, 750, and 850 °C for 1/2 h. A substantial reduction in the dislocation density near the interface and in the bulk of the epitaxial layers was observed for...

  • 660 nm In0.5Ga0.5P light-emitting diodes on Si substrates. Kondo, Susumu; Matsumoto, Shin-ichi; Nagai, Haruo // Applied Physics Letters;7/25/1988, Vol. 53 Issue 4, p279 

    In0.5Ga0.5P light-emitting diodes (LED’s) that operate in the 660 nm region were fabricated on Si substrates using GaAs buffer layers. InGaP layers were grown by metalorganic-chloride vapor phase epitaxy (MO-chloride VPE), and GaAs layers were grown by metalorganic vapor phase epitaxy...

  • Coherent Si growth on GaAs substrates by vapor phase deposition. Tamamura, K.; Akimoto, K.; Mori, Y. // Applied Physics Letters;1/23/1989, Vol. 54 Issue 4, p347 

    Epitaxial Si layers with low dislocation density were grown on GaAs substrates by pyrolysis using disilane. The dislocation density evaluated from SECCO etching (HF:H2 SO4 :K2 Cr2 O7 =100 cc:50 cc:2g) was less than 104/cm2, which is lower by two orders of magnitude than that of the GaAs layer on...

  • Photoreflectance study of gallium arsenide grown on Si. Dutta, M.; Shen, H.; Vernon, S. M.; Dixon, T. M. // Applied Physics Letters;10/22/1990, Vol. 57 Issue 17, p1775 

    Low-temperature linear polarized photoreflectance is used to study the stress and its release in thick GaAs grown on Si. We find that the GaAs layer is mainly composed of two regions with two kinds of stress, biaxial and uniaxial. Four features, two from each region due to the split valence...

  • AsH[sub 3] preflow effects on initial stages of GaAs grown on Si by metalorganic chemical vapor.... Fujita, Kazuhisa; Asai, Koyu // Applied Physics Letters;12/23/1991, Vol. 59 Issue 26, p3458 

    Examines the effect of arsenic hydride preflow on the initial stages of gallium arsenide grown on silicon by transmission electron microscopy. Roughness of the silicon substrate surface; Observation on threading dislocations; Attribution of the silicon surface roughness to the supply of arsenic...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics