TITLE

Study on step coverage and (111) preferred orientation of aluminum film deposited by a new switching bias sputtering method

AUTHOR(S)
Onuki, Jin; Nihei, Masayasu; Suwa, Motoo; Koubuchi, Yasushi; Fukada, Shini-chi; Miyazaki, Kunio
PUB. DATE
September 1988
SOURCE
Applied Physics Letters;9/12/1988, Vol. 53 Issue 11, p968
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A new switching bias sputtering method capable of improving both the step coverage at the small contact holes and the quality of aluminum film has been developed for the formation of reliable interconnection of very large scale integrated circuits. The method features alternating operation of standard and bias sputtering in 5 × 10[sup -4] Tort of argon. Aluminum film deposited using this method is seen to have seven times higher (111) orientation and four times higher electromigration resistance than simple bias-sputtered aluminum film. Additionally, the step coverage is raised to 50% for a perpendicular step with 1 µm depth and 1 µm width.
ACCESSION #
9828066

 

Related Articles

  • Selective deposition of a crystalline Si film by a chemical sputtering process in a high pressure hydrogen plasma. Hiromasa Ohmi; Hiroaki Kakiuchi; Kiyoshi Yasutake // Journal of Applied Physics;2015, Vol. 118 Issue 4, p1 

    The selective deposition of Si films was demonstrated using a chemical sputtering process induced by a high pressure hydrogen plasma at 52.6 kPa (400 Torr). In this chemical sputtering process, the initial deposition rate (Rd) is dependent upon the substrate type. At the initial stage of Si film...

  • VLSI conferences spotlight advances in processes, device structures, and circuit design. Bursky, Dave // Electronic Design;6/10/96, Vol. 44 Issue 12, p37 

    Reports on VLSI technology-related conferences entitled `The 1996 Symposium on VLSI Technology' and `Symposium on VLSI Circuits' at the Hilton Hawaiian Village in Honolulu. Topics to be discussed; Workshops and technical sessions. INSETS: Analog developments at the VLSI circuits...

  • Lithography error sources quantified by statistical metrology. Yu, Crid; Spanos, Costas J. // Solid State Technology;Feb96, Vol. 39 Issue 2, p93 

    Reports on the application of statistical metrology to a 0.35-micron lithography process in very large scale integration fabrication. Errors determined by statistical metrology; Orthogonal sets of categories to describe variability in very large scale integration fabrication; Performance of...

  • LTX books $10M in orders for ATE from LG of Korea.  // Electronic News;11/6/95, Vol. 41 Issue 2090, p66 

    Informs that LTX received orders for more than $10 million worth of multiple Delta/ST mixed-signal VLSI test systems from LG International (formerly Lucky Goldstar).

  • MCMs one step ahead of single-chip solutions. Santoni, Andy // Electronic News (10616624);2/27/95, Vol. 41 Issue 2054, p26 

    Reports on opportunities for multichip modules (MCM) as a result of improvements in single-chip large scale integration (LSI). Opinion of speakers during the 1995 International Solid State Circuits Conference in San Francisco, California; Possible integration of components of high-performance...

  • Teradyne to stress `common platform' tester. J.D. // Electronic News (10616624);7/01/96, Vol. 42 Issue 2123, p4 

    Reports that Teradyne will emphasize on a common platform very large scale integrated (VKSI) logic circuit tester to be introduced at the 1996 International Test Conference. De-emphasizing development of the Vega Series logic test system; Comments from company officials; Target customers; Memory...

  • Scooping up some customers.  // Electronic News (10616624);7/08/96, Vol. 42 Issue 2124, p4 

    Focuses on Teradyne's de-emphasis of its Megatest Vega Series Logic tester in favor of a common platform VLSI logic product. Product features.

  • Novel self-aligned W/TiN/TiSi2 contact structure for very shallow junctions and interconnections. Joshi, R. V.; Moy, D.; Brodsky, S.; Charai, A.; Krusin-Elbaum, L.; Restle, P. J.; Nguyen, T. N.; Oh, C. S. // Applied Physics Letters;4/24/1989, Vol. 54 Issue 17, p1672 

    This letter describes a novel structure for very large scale integrated contact and interconnect technology that involves selective deposition of W on self-aligned TiN/TiSi2. The TiN layer serves to protect reaction between WF6 and TiSi2 and underlying Si during W deposition as well as to...

  • A study on the capacitance--voltage characteristics of metal-Ta...O...-silicon capacitors for... Lai, Benjamin Chih-ming; Kung, Nan-hui // Journal of Applied Physics;4/15/1999 Part 1 of 2, Vol. 85 Issue 8, p4087 

    Studies the voltage characteristics of gold/tantalum oxide/silicon capacitors for very large scale integration metal-oxide-semiconductor gate oxide applications. Experimental details; Result and discussion; Conclusion.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics