TITLE

Advanced lift-off planarization process for Josephson integrated circuits

AUTHOR(S)
Ishida, Ichiro; Tahara, Syuichi; Wada, Yoshifusa
PUB. DATE
July 1988
SOURCE
Applied Physics Letters;7/25/1988, Vol. 53 Issue 4, p316
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
An advanced lift-off planarization process utilizing an undercut technique of a photoresist etching mask has been developed to achieve planarization of thin-sputtered and fine-patterned films that are necessary for high-performance Josephson integrated circuits (IC’s). A stack of the same kind of photoresist layers, including the modified layer between them, has been utilized as an etching mask providing fine-patterned film profiles with minimized resist degradation by the top photoresist protection layer. This advanced planarization process brings about smooth surfaces having no residues and no grooves along pattern edges. 30 nm deviation from planarity has been demonstrated on a 200-nm-thick planarized Nb superconducting layer. A four-level interconnection of Josephson IC’s was successfully fabricated by this process.
ACCESSION #
9827509

 

Related Articles

  • Measuring film stress in the semiconductor industry. Turlo, James // R&D Magazine;Jun96, Vol. 38 Issue 7, p37 

    Focuses on stress measurement that can provide important insight into thin-film behavior. Demand for denser integrated circuits with higher performance and higher speeds; Importance of an understanding of the chemical, mechanical, and kinetic properties of the wide range of materials; Thin-film...

  • Emerging Trends in Electronic Systems: Very Thin Silicon Chips. Malshe, Ajay P.; Young, Jed; Brown, W. D.; Schaper, L. W. // Electronic News;04/02/2001, Vol. 47 Issue 14, p28 

    Focuses on the development of functional density in silicon wafers and packages for electronic systems. Options for companies which need to reduce the size of electronic systems; Advantages and disadvantages of reducing the thickness of microchips; Details on the common wafer-thinning methods.

  • Analysis of electrical characteristics of photovoltaic modules. Thantsha, N. M.; van Dyk, E. E. // South African Journal of Science;May/Jun2005, Vol. 101 Issue 5/6, p288 

    The electrical performance of a photovoltaic (PV) module is described by its current-voltage (I-V) characteristic curve, which is in turn determined by device and material properties. In this study, we investigated the performance and device parameters of photovoltaic modules comprising cells of...

  • Facile fabrication method for p/n-type and ambipolar transport polyphenylenevinylene-based thin-film field-effect transistors by blending C60 fullerene. Hayashi, Y.; Kanamori, H.; Yamada, I.; Takasu, A.; Takagi, S.; Kaneko, K. // Applied Physics Letters;1/31/2005, Vol. 86 Issue 5, p052104 

    We have demonstrated the solution-processed p- and n-type transports including ambipolar transport organic thin-film transistors (OTFTs), required for complementary thin-film integrated circuit technology, by a facile method of blending the n-type C60 and the p-type...

  • Three-dimensionally stacked flexible integrated circuit: Amorphous oxide/polymer hybrid complementary inverter using n-type a-In–Ga–Zn–O and p-type poly-(9,9-dioctylfluorene-co-bithiophene) thin-film transistors. Nomura, Kenji; Aoki, Takashi; Nakamura, Kiyoshi; Kamiya, Toshio; Nakanishi, Takashi; Hasegawa, Takayuki; Kimura, Mutsumi; Kawase, Takeo; Hirano, Masahiro; Hosono, Hideo // Applied Physics Letters;6/28/2010, Vol. 96 Issue 26, p263509 

    A three-dimensional vertically-stacked flexible integrated circuit is demonstrated based on hybrid complementary inverters made of n-type In–Ga–Zn–O (a-IGZO) amorphous oxide thin-film transistors (TFTs) and p-type poly-(9,9-dioctylfluorene-co-bithiophene) (F8T2) polymer...

  • Aging effects in pentacene thin-film transistors: Analysis of the density of states modification. De Angelis, F.; Cipolloni, S.; Mariucci, L.; Fortunato, G. // Applied Physics Letters;5/8/2006, Vol. 88 Issue 19, p193508 

    Field effect analysis has been employed in order to calculate the density of states of high quality pentacene thin-film transistors. The degradation of the electrical characteristics caused by the exposure to air has been studied and discussed in term of density of states modification. The...

  • Laser Processing in Industrial Solar Module Manufacturing. Booth, Heather // Journal of Laser Micro / Nanoengineering;2010, Vol. 5 Issue 3, p183 

    The use of lasers in the processing of solar cell structures has been known for many years both for c-Si and thin-film solar technologies. The maturity of the laser technology, the increase in scale of solar module production and the pressures to drive down cost of ownership and increase cell...

  • Electrical and optical characterization of SiONC dielectric thin film deposited by polymer-source chemical vapor deposition. Oulachgar, El Hassane; Aktik, Cetin; Scarlete, Mihai; Dostie, Starr; Sowerby, Rob; Gujrathi, Subhash // Journal of Applied Physics;4/15/2007, Vol. 101 Issue 8, p084107 

    The electro-optical properties of SiONC dielectric thin films deposited by polymer-source chemical vapor deposition using an organosilane precursor has been investigated as a function of oxygen concentration in the films. SiONC thin films were characterized using capacitance-voltage (C-V),...

  • Flexible Electronics: The Next Ubiquitous Platform. KUMAR, K. MOHAN // Electronics For You;Jul2014, Vol. 3 Issue 3, p34 

    The article offers the author's view on flexible electronics and its role as the next omnipresent platform. The author mentions its contribution to the advancement of thin-film materials and devices such as transistors and diodes which are utilized in analogue and digital circuits. The author...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics