TITLE

Low-frequency noise measurements on n-InGaAs/p-InP junction field-effect transistor structures

AUTHOR(S)
Kugler, S.; Steiner, K.; Seiler, U.; Heime, K.; Kuphal, E.
PUB. DATE
January 1988
SOURCE
Applied Physics Letters;1/11/1988, Vol. 52 Issue 2, p111
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Deep level analysis in the ohmic regime of ungated n-InGaAs/p-InP junction field-effect transistor structures was made by low-frequency noise measurements. The noise spectra exhibit two deep trap levels in the n-InGaAs channel with activation energies of 0.49 and 0.37 eV. The related capture cross sections are 7×10-15 and 4×10-16 cm2, respectively.
ACCESSION #
9825623

 

Related Articles

  • Nano-field effect transistor with an organic self-assembled monolayer as gate insulator. Collet, J.; Vuillaume, D. // Applied Physics Letters;11/2/1998, Vol. 73 Issue 18 

    We demonstrate the realization and functioning of a hybrid (organic/silicon) nanometer-size field effect transistor (nano-FET) having a gate length of 25 nm. The gate insulator is an organic self-assembled monolayer (SAM) of alkyltrichlorosilanes (∼2 nm thick). We have used densely packed...

  • Split-gate field-effect transistor. Shur, Michael // Applied Physics Letters;1/9/1989, Vol. 54 Issue 2, p162 

    We propose a new field-effect transistor (FET) where the gate voltage swing (i.e., the difference between the gate voltage and the threshold voltage) is varied along the channel in such a way that charge carriers are accelerated more rapidly and the average carrier velocity in the channel is...

  • Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing. Schroder, Dieter K.; Babcock, Jeff A. // Journal of Applied Physics;7/1/2003, Vol. 94 Issue 1, p1 

    We present an overview of negative bias temperature instability (NBTI) commonly observed in p-channel metal-oxide-semiconductor field-effect transistors when stressed with negative gate voltages at elevated temperatures. We discuss the results of such stress on device and circuit performance and...

  • Characteristics of erbium-silicided n-type Schottky barrier tunnel transistors. Moongyu Jang; Jihun Oh; Sunglyul Maeng; Wonju Cho; Kicheon Kang; Kyoungwan Park; Seongjae Lee // Applied Physics Letters;9/29/2003, Vol. 83 Issue 13, p2611 

    The current–voltage characteristics of erbium-silicided n-type Schottky barrier tunnel transistors (SBTTs) are discussed. The n-type SBTTs with 60 nm gate lengths shows typical transistor behaviors in drain current to drain voltage characteristics. The drain current on/off ratio is about...

  • Field-effect transistors as tunable infrared detectors. Gusmão, M. S.; Mahan, G. D. // Journal of Applied Physics;3/1/1996, Vol. 79 Issue 5, p2752 

    Presents information on a study that provided a theory of tunable infrared response in field-effect transistors. Schrödinger's equations for a metal-oxide-semiconductor field-effect transistor inversion layer; Time-dependent perturbation theory; Results and discussion on the study.

  • Smallest MOSFETs in Highly Compact, Low Profile Packages.  // Power Electronics Technology Exclusive Insight;12/12/2012, p4 

    The article offers information on a pair of small signal metal-oxide semiconductor field-effect transistor (MOSFET) that was introduced by ON Semiconductor for space-constrained portable consumer electronics.

  • Dielectric-assisted liftoff technique for the formation and monolithic integration of electronic and optical devices. Metze, G. M.; Cornfeld, A. B.; Laux, P. E.; Ho, T. C.; Pande, K. P. // Applied Physics Letters;12/10/1990, Vol. 57 Issue 24, p2576 

    A technique for the selective growth and patterning of device quality materials has been developed. This technology uses a dielectric-assisted liftoff (DAL) process to pattern molecular beam epitaxy (MBE) grown GaAs into isolated device regions. We have successfully demonstrated the...

  • Maximum current in nitride-based heterostructure field-effect transistors. Koudymov, A.; Fatima, H.; Simin, G.; Yang, J.; Khan, M. Asif; Tarakji, A.; Hu, X.; Shur, M. S.; Gaska, R. // Applied Physics Letters;4/29/2002, Vol. 80 Issue 17, p3216 

    We present experimental and modeling results on the gate-length dependence of the maximum current that can be achieved in GaN-based heterostructure field-effect transistors (HFETs) and metal–oxide–semiconductor HFETs (MOSHFETs). Our results show that the factor limiting the maximum...

  • InP metal-semiconductor field-effect transistors with mercury and cadmium gates. Meiners, L. G.; Clawson, A. R.; Nguyen, R. // Applied Physics Letters;8/11/1986, Vol. 49 Issue 6, p340 

    Depletion-type InP field-effect transistors have been constructed employing metal-semiconductor junctions between both mercury and InP and cadmium and InP as the blocking electrodes. The barrier height (0.6–0.7 eV) that can be obtained between electroplated Cd and InP is sufficiently...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics