Gate oxide integrity and minority-carrier lifetime correlated with Si wafer polish damage

Lee, J.; Wong, C.-C. D.; Tung, C. Y.; Smith, W. Lee; Hahn, S.; Arst, M.
July 1987
Applied Physics Letters;7/6/1987, Vol. 51 Issue 1, p54
Academic Journal
This study investigated the effects of Si wafer polish damage on the electrical performance and integrated circuits, using metal-oxide-semiconductor capacitors as the test structures. These test capacitors were fabricated with 100 or 250 Ã… oxide layers thermally grown on wafers having varied polish-damaged surfaces. Field-dependent and time-dependent breakdown data were measured and correlated with the surface polish quality as characterized by thermal wave (TW) modulated reflectance measurements. To study the effects of damage remaining in the silicon beneath the Si/SiO2 interface after the formation of the capacitors, the minority-carrier lifetime was measured and also correlated with the TW values obtained on the starting (nonprocessed) wafer surfaces. The results of this study established that increased polish damage, indicated by higher TW values, adversely affects thin oxide breakdown integrity and reduces the minority-carrier lifetime.


Related Articles

  • Contactless optical evaluation of processing effects on carrier lifetime in silicon. Baude, P. F.; Tamagawa, T.; Polla, D. L. // Applied Physics Letters;12/10/1990, Vol. 57 Issue 24, p2579 

    Contactless, optical modulation of free-carrier absorption has been used to identify minority-carrier lifetime degradation associated with both novel and common very large scale integrated circuit processing steps in p-type silicon wafers. Carrier lifetime degradation and a corresponding...

  • Transition metal silicide precipitation in silicon induced by rapid thermal processing and free-surface gettering. Kola, R. R.; Rozgonyi, G. A.; Li, J.; Rogers, W. B.; Tan, T. Y.; Bean, K. E.; Lindberg, K. // Applied Physics Letters;11/13/1989, Vol. 55 Issue 20, p2108 

    We have investigated the effect of nickel and copper on defect formation in silicon employing the rapid thermal processing (RTP) scheme. Treatment by RTP induces haze in the silicon wafer front side when its back side is contaminated by either nickel or copper. Transmission electron microscopy...

  • Studies of chipping mechanisms for dicing silicon wafers. Luo, S. Y.; Wang, Z. W. // International Journal of Advanced Manufacturing Technology;Jan2008, Vol. 35 Issue 11/12, p1206 

    The purpose of this study was to investigate the chipping modes produced in the die edges of dicing silicon wafer using the thin diamond blades. The effects of dicing directions and different wafer types on the chipping size were studied. Furthermore, scratching tests were also used to assist...

  • Random yield loss during wafer cleaning. Venkatesh, R. Prasanna; Jung-Soo Lim; Park, Jin-Goo // Solid State Technology;Apr2011, Vol. 54 Issue 4, p16 

    The article presents a study on the determination of the number of particles added onto the silicon wafer by using various pumping methods. It states that the random yield of integrated circuits (ICs) was estimated from the particle count data using various correlations such as the negative...

  • Wafer.  // Network Dictionary;2007, p521 

    An encyclopedia entry for "Wafer" is presented. It is a piece of thin, round semiconductor material typically silicon which is used to make microchips. Silicon crystal which is grown into a large cylindrical ingot was sliced into very thin wafers.

  • Oxygen implantation for internal gettering and reducing carrier lifetime. Weiner, David H.; Wong, S. Simon; Drowley, Clifford I. // Applied Physics Letters;4/13/1987, Vol. 50 Issue 15, p986 

    Implantation of oxygen into Si wafers has been studied as a method to create a defect region for gettering impurities. An epitaxial layer is subsequently deposited to bury the defects. The nature of the defects as well as the effects on the quality of epitaxy, carrier lifetime, and diode leakage...

  • Think small. Thilmany, Jean // EMBO Reports;Oct2005, Vol. 6 Issue 10, p913 

    Discusses the importance of the lab-on-a-chip technology in shrinking the biological laboratory to the micro scale and expands the potential for future application. Invention of the microchip and its subsequent miniaturization; Efforts to create chips for the analysis of biological material;...

  • Rapid Thermal Processing for Silicon Nanoelectronics Applications. Fiory, A. T. // JOM: The Journal of The Minerals, Metals & Materials Society (TM;Jun2005, Vol. 57 Issue 6, p21 

    Single-wafer rapid thermal processing, which has become indispensable in the present-day manufacture of integrated circuits, has replaced batch furnace processing to satisfy device and production requirements for reduced thermal budget, process uniformity, high throughput, ease of process...

  • Machining characteristics on the ultra-precision dicing of silicon wafer. Sung-Chul Kim; Eun-Sang Lee; Nam-Hun Kim; Hae-Do Jeong // International Journal of Advanced Manufacturing Technology;Jun2007, Vol. 33 Issue 7/8, p662 

    Recently, the slightest damage to a circuit can cause great damage due to the sizes of semiconductor chips becoming smaller. To prevent damage to the circuit, the dicing process for silicon wafer must be controlled. In this study, the relationship between the chipping effect and the force of...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics