TITLE

Influence of oxygen implantation conditions on the properties of a high-temperature-annealed silicon-on-insulator material

AUTHOR(S)
Golanski, A.; Perio, A.; Grob, J. J.; Stuck, R.; Maillet, S.; Clavelier, E.
PUB. DATE
November 1986
SOURCE
Applied Physics Letters;11/24/1986, Vol. 49 Issue 21, p1423
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A silicon-on-insulator (SOI) structure was formed by implanting 150 keV O+ ions into a single-crystal, n-type Si. The substrate temperature during implantation, Ti, was regulated within the range of 450–750 °C. Implanted samples were subsequently annealed at 1300 °C for 2–5 h and analyzed using transmission electron microscopy, Rutherford backscattering, the spreading resistance probe, and secondary ion mass spectroscopy. It is shown that the substrate temperature during oxygen implantation strongly influences the properties of the SOI structure after the high-temperature annealing: the residual oxygen concentration within the Si surface layer strongly depends on Ti and correlates with the carrier density, indicating the presence of oxygen-related thermal donors.
ACCESSION #
9821514

 

Related Articles

  • SOI Industry Consortium stalks the "green thing.". WILSON, RON // EDN;8/20/2009, Vol. 54 Issue 16, p6 

    The author focuses on the semiconductor industry's efforts to contribute to the greener environment movement. Particular focus is given to the "Simply Greener" initiative by the Silicon -On-Insulator (SOI) Industry Consortium where the advantages of silicon-on-insulator (SOI) applications, such...

  • Thinning of silicon-on-insulator wafers by numerically controlled plasma chemical vaporization machining. Mori, Yuzo; Yamamura, Kazuya; Sano, Yasuhisa // Review of Scientific Instruments;Apr2004, Vol. 75 Issue 4, p942 

    Silicon-on-insulator (SOI) wafers are semiconductor substrates that can be used in next-generation high-speed and low-power devices. An ultrathin SOI wafer with a SOI layer of less than 20 nm is required for the dynamic random access memory half-pitch node of 100 nm or lower. In this report, the...

  • Quad-Core DSP Targets Multimedia And Wireless Infrastructure. Wong, William // Electronic Design;5/25/2006, Vol. 54 Issue 11, p28 

    The article evaluates the MSC8144, a silicon-on-insulator (SOI) chip from Freescale Semiconductor Inc. and offers information about its processors, hardware and price.

  • Performance comparison of substrate coupling effect between silicon and SOI substrates in RF-CMOS technology. Descamps, P.; Barbier-Petot, C.; Biard, C.; Bardy, S. // Electronics Letters;9/28/2006, Vol. 42 Issue 20, p1151 

    Substrate coupling may severely degrade the electrical performances of high-speed and RF integrated circuits. An isolation technique study of parasitic effects due to substrate coupling between two blocks of integrated circuits in an RF CMOS 90 nm technology is presented. Isolation performances...

  • Three-dimensional integration of silicon-on-insulator RF amplifier. Chen, C. L.; Chen, C. K.; Yost, D.-R.; Knecht, J. M.; Wyatt, P. W.; Burns, J. A.; Warner, K.; Gouker, P. M.; Healey, P.; Wheeler, B.; Keast, C. L. // Electronics Letters;6/5/2008, Vol. 44 Issue 12, p746 

    An RF amplifier implemented by wafer-scale three-dimensional integration of three completely fabricated silicon-on-insulator wafers is demonstrated. The MOSFETs are on the top and bottom tier with middle-tier matching circuits. Measured amplifier performance agrees well with simulation and the...

  • A High Frequency Compact Noise Model for Double-Gate MOSFET Devices. Lázaro, A.; Cerdeira, A.; Nae, B.; Estrada, M.; Iñíguez, B. // AIP Conference Proceedings;4/23/2009, Vol. 1129 Issue 1, p577 

    Silicon-on-Insulator (SOI) MOSFETs based on multiple gate structures are excellent candidates to become an alternative to conventional bulk technologies. These devices could be used for high-frequency applications due to the significant increase in the transition frequency fT. We present compact...

  • Optical switch based on cascaded SOI nonlinear directional coupler. QING TAO; FENGGUANG LUO; DUSI CAI; QIANLIANG LIANG; ZHENGWEN WAN; XINMING SONG; XUECHAO LIU // Optica Applicata;2011, Vol. 41 Issue 3, p669 

    In this paper, we calculate three effective refractive indexes for cascaded silicon-on-insulator (SOI) nonlinear directional coupler. For each effective refractive index, the coupling length LC, core-to-distance-ratio K and switching threshold power Pi, m are calculated, respectively. However,...

  • Untitled.  // Electronics Weekly;3/14/2012, Issue 2499, p16 

    The article reports that the microprocessor company Intel Corp. has stopped using the silicon-on-insulator (SOI) semiconductor process technology in its manufacturing for 30 years. It is stated that Intel has co-developed SOI, but has never used the technology for mainstream product...

  • DEVELOPMENT OF X-RAY SILICON MICROCALORIMETERS. Agnese, P.; Aliane, A.; Gasse, A.; Demoro, F.; Gobil, Y.; Ballerand, S.; Beccia, C.; Borel, I.; Goupy, J.; Ribot, H.; Pigot, C.; Sauvageot, J.-L.; Szeflinski, V.; Perot, F.; Gremion, E.; de la Brose, X.; Navick, X.-F. // EAS Publications Series;2009, Vol. 37, p89 

    X-ray microcalorimeter arrays are well suited to address key problems in high-energy astrophysics; this microcalorimeter uses thermometers based on technology IDT (Implanted Diffused Thermometer) implemented in silicon-on-insulator (SOI) wafers. This work presents our results on the test...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics