TITLE

Determination of gap state density in polycrystalline silicon by field-effect conductance

AUTHOR(S)
Fortunato, G.; Migliorato, P.
PUB. DATE
October 1986
SOURCE
Applied Physics Letters;10/20/1986, Vol. 49 Issue 16, p1025
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We have obtained the density of states (DOS) in polycrystalline silicon from the analysis of the field-effect conductance. The DOS exhibits a U-shaped distribution with an exponential band tail. The method is very sensitive and accounts for the effect of film morphology and differences in device processing (e.g., post-hydrogenation).
ACCESSION #
9821131

 

Related Articles

  • Shallow junction formation by dopant diffusion from in situ doped polycrystalline silicon chemically vapor deposited in a rapid thermal processor. Hsieh, T. Y.; Chun, H. G.; Kwong, D. L.; Spratt, D. B. // Applied Physics Letters;4/30/1990, Vol. 56 Issue 18, p1778 

    Shallow n+-p junctions were formed by utilizing an in situ doped thin polycrystalline silicon layer as a diffusion source. The in situ arsenic-doped polycrystalline silicon films were deposited by rapid thermal processing chemical vapor deposition. The dopant pileup phenomena were observed at...

  • Heterogeneous silicon crystal growth on a single-crystal silicon wafer. Hide, I.; Fujiya, E.; Maeda, Y.; Itoh, S.; Tanabe, S.; Usui, T.; Akahane, K. // Journal of Applied Physics;12/15/1989, Vol. 66 Issue 12, p5851 

    Presents information on a study which analyzed the growth of a large grain polycrystalline silicon (Si) layer from molten silicon on a single-crystal Si wafer. Schematic diagram of the main components of the equipment; Reduction of dislocations caused by thermal stress of the single-crystal...

  • Effect of back-surface polycrystalline silicon layer on oxygen precipitation in Czochralski silicon wafers. Shirai, Hideki; Yamaguchi, Akira; Shimura, Fumio // Applied Physics Letters;5/1/1989, Vol. 54 Issue 18, p1748 

    The depth profile of oxygen precipitates in silicon wafers has been investigated for a variety of back surface conditions and thermal treatments. The results clearly show localized enhancement of oxygen precipitation in the region close to back surface polycrystalline silicon layers. The depth...

  • Coulomb blockade in silicon nano-pillars. Pooley, D.M.; Ahmed, H.; Mizuta, H.; Nakazato, K. // Applied Physics Letters;4/12/1999, Vol. 74 Issue 15, p2191 

    Investigates the current-voltage characteristics of nano-pillars of polycrystalline silicon with 2-3 nanometers thick silicon nitride tunnel barriers. Coulomb blockade region and Coulomb staircase at 4.2K observed in the pillars with diameters between 45 and 100 nanometers.

  • I-V characteristics of polycrystalline silicon with n+pn+ structure. Saito, Yoji; Okada, Taisuke; Okamura, Kazuhisa; Kuwano, Hiroshi // Journal of Applied Physics;2/15/1985, Vol. 57 Issue 4, p1190 

    Discusses a study that investigated the I-V characteristics of polycrystalline silicon with n[sup+]pn[sup+] structure. Details on a proposed theory to explain te experimental I-V characteristics; Sample fabrication; Experimental results.

  • Coulomb blockade effects and conduction mechanism in extremely thin polycrystalline-silicon wires. Kawamura, Kensaku; Kidera, Toshirou; Nakajima, Anri; Yokoyama, Shin // Journal of Applied Physics;4/15/2002, Vol. 91 Issue 8, p5213 

    Narrow (>=95 nm) and extremely thin (∼7 nm) heavily phosphorous-doped polycrystalline-silicon (poly-Si) wires were fabricated by low-pressure chemical vapor deposition. The electrical conduction mechanism has been investigated at low temperatures (down to ∼5 K), and observation by...

  • Electrical and structural properties of solid phase crystallized polycrystalline silicon and their correlation to single-electron effects. Tan, Y. T.; Durrani, Z. A. K.; Ahmed, H. // Journal of Applied Physics;1/15/2001, Vol. 89 Issue 2, p1262 

    Single-electron transistors have been fabricated in solid phase crystallized polycrystalline silicon films deposited on SiO[sub 2] layers grown on silicon substrates. The single-electron transistors consist of lateral side-gated nanowires. A Coulomb staircase is observed at 4.2 K, which is fully...

  • Two-step rapid thermal annealing of B- and As-implanted polycrystalline silicon films. Sicart, J.; Jeanjean, P.; Sellitto, P.; Robert, J. L.; Chaussemy, G.; Laugier, A. // Journal of Applied Physics;1/1/1992, Vol. 71 Issue 1, p273 

    We investigate the electrical properties of polycrystalline silicon films implanted with boron or arsenic at doses 4 × 10[SUP14], 8 × 10[SUP14], and 5 × 10[SUP15] cm[SUP-2], respectively. Two post-implantation rapid thermal annealings (RTAs) have been performed: a standard one-step...

  • Observation of capacitive modulation of bipolar current in crystalline silicon gated p-i-n structures. Sun, C. C.; Xu, J. M. // Applied Physics Letters;5/8/1989, Vol. 54 Issue 19, p1875 

    We report, for the first time, the experimental observation of capacitive modulation of bipolar current in crystalline silicon devices consisting of a lateral p-i-n channel and an insulated polycrystalline silicon gate. Modulation characteristics of devices with different channel lengths are...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics