TITLE

Time-resolved capacitive coupling voltage contrast—a new voltage measurement technique for passivated devices

AUTHOR(S)
Cole, E. I.; Bagnell, C. R.; DiBianca, F. A.; Johnson, D.; Oxford, W.; Smith, C.; Propst, R. H.
PUB. DATE
March 1986
SOURCE
Applied Physics Letters;3/3/1986, Vol. 48 Issue 9, p599
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
A scanning electron microscope is used in the voltage contrast mode to examine dynamic voltages on passivated integrated circuits. At low primary electron beam energies negative voltage transients produce a capacitive coupling voltage contrast flash visible through passivation layers. The flash decay time is related to the amplitude of the voltage transient. This new voltage measuring method is called time-resolved capacitive coupling voltage contrast. Preliminary results yield voltage calibration curves with a standard error of 45 mV or lower.
ACCESSION #
9819210

 

Related Articles

  • Picosecond photoelectron scanning electron microscope for noncontact testing of integrated circuits. May, P.; Halbout, J.-M.; Chiu, G. // Applied Physics Letters;7/13/1987, Vol. 51 Issue 2, p145 

    A scanning electron microscope which uses an ultrashort pulsed laser/photocathode combination as an electron source produces electron pulses of order 1 ps in duration at a 100-MHz repetition rate and with a peak brightness of 3×108 A/cm2 steradian at 1.8 keV. By using this instrument in the...

  • Atomic force microscope using piezoresistive cantilevers and combined with a scanning electron.... Stahl, U.; Yuan, C.W. // Applied Physics Letters;11/28/1994, Vol. 65 Issue 22, p2878 

    Examines the use of piezoresistive cantilevers with an atomic force microscope operating with a scanning electron microscope. Compatibility of the microscopes; Presentation of grating and integrated circuit images; Methods for the detection of lever deflection.

  • Working with Embedded Passives Resistors, Part 1. Miller, Jeff // Printed Circuit Design & Manufacture;Jun2005, Vol. 22 Issue 6, p36 

    Discusses the material, methodology, benefits and limitations of embedded passive components, a tool needed for the layout of circuit board design. Basic process methodologies offered by a number of material vendors; Example of an embedded passive component; Overview of the additive embedded...

  • Stacked Capacitors Enable the Shrinking of Electronics. Demcko, Ron // ECN: Electronic Component News;Oct2011, Vol. 55 Issue 11, p28 

    The article discusses tips on how to improve the performance, size, and cost of stacked passive electronic components. It outlines the factors that motivate the increase usage of stacked passive due to its efficiency, reliability, and ability to withstand environments or extreme operational...

  • Phase-sequence indicator uses few Passive components. Iliev, Metodi // EDN Europe;Aug2006, Vol. 51 Issue 8, p40 

    The article provides information about building a phase-sequence indicator that uses passive components. Several circuit diagrams related to the topic with discussion in each of them are presented. One diagram depicts a conceptual circuit that could detect two different phase sequences. Another...

  • EMBEDDED PASSIVE TECHNOLOGY. CHAMMAS, HIKMAT // Printed Circuit Design & Fab: Circuits Assembly;Jan2015, Vol. 32 Issue 1, p30 

    The article offers information on embedded passives technology (EPT). Topics covered include the fabrication of resistors and capacitors (R&C) within the layers of a substrate as part of the EPT concept, the role of EPT in embedding passive components into the substrate under...

  • CSP ASIPs can solve many packaging dilemmas. Seto, Wayne // Portable Design;Jul2003, Vol. 9 Issue 7, p16 

    Focuses on the development of application-specific integrated passive arrays or integrated passive devices in chip-scale packages (CSP). Benefits of CSP; Process involved in the CSP fabrication; Performance between a discrete passive solution and a CSP device; Thermal coefficient of expansion.

  • $1bn IP industry not doing enough to achieve its potential, says CEO. Flaherty, Nick // Electronics Weekly;10/10/2007, Issue 2307, p20 

    The article presents information on the Integrated passive component suppliers. Charlie Janac, Chief Executive Officer of chip IP supplier Arteris, has said that the industry has to be more professional than it has been to make its customers happy. He said that the supplier market should be ten...

  • Integrated ADSL chip set drops analogue traces. Cravotta, Nicholas // EDN Europe;Oct2003, Vol. 48 Issue 10, p20 

    Introduces the AC7 ADSL chip set by Texas Instruments Inc. Integration of digital subscriber lines functions and passives; Integration of memory and analogue self-test; Availability of the device for sampling.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics