TITLE

High quality Si-on-SiO2 films by large dose oxygen implantation and lamp annealing

AUTHOR(S)
Celler, G. K.; Hemment, P. L. F.; West, K. W.; Gibson, J. M.
PUB. DATE
February 1986
SOURCE
Applied Physics Letters;2/24/1986, Vol. 48 Issue 8, p532
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Ion beam synthesis of a buried SiO2 layer is an attractive silicon-on-insulator technology for high-speed complementary metal-oxide-semiconductor circuits and radiation hardened devices. We demonstrate here a new annealing procedure at 1405 °C that produces silicon films of excellent quality, essentially free of oxygen precipitates and with sharp interfaces between the Si and the SiO2. Buried oxide layers have been formed in Si (100) wafers by implanting 400 keV molecular oxygen at 500 °C to a dose of 1.8×1018 cm-2. Annealing was performed by radiative heating of the back side of each sample to the melt temperature of silicon, TM=1412 °C, so that the buried oxide structure was at 1405 °C. The temperature control relies entirely on the change in optical properties of silicon upon melting. This ensures, without any external feedback, that the surface exposed to the photon flux will remain at TM.
ACCESSION #
9819172

 

Related Articles

  • Ultrashallow junctions or ultrathin SOI? Current, M.I.; Bedell, S.W.; Malik, I.J.; Feng, L.M.; Henley, F.J. // Solid State Technology;Sep2000, Vol. 43 Issue 9, p66 

    Outlines the principal issues limiting junction formation for complementary metal oxide semiconductor (CMOS) on bulk silicon and presents an alternative roadmap using silicon-on-insulator (SOI) wafers. Limitations for ultrashallow junctions in bulk silicon CMOS; Types of SOI materials and...

  • CMOS evolution. Development limits. Jakubowski, A.; Łukasiak, L. // Materials Science (0137-1339);2008, Vol. 26 Issue 1, p5 

    Evolution of complementary metal oxide semiconductor (CMOS) technology is presented from the very first MOS transistors to state-of-the-art structures. Difficulties of scaling are discussed together with ways to overcome them. New options for silicon microelectronics (SOI technology and strain...

  • A Comparative Study of Interaction of End of Range (EOR) Defect Band with Upper Buried Oxide (BOX) Interface for B and BF2 Implants in SOI and Bulk Silicon with Pre-Amorphizing Implant. Kah, M.; Smith, A. J.; Hamilton, J. J.; Yeong, S. H.; Columbeau, B.; Gwilliam, R.; Webb, R. P.; Kirkby, K. J. // AIP Conference Proceedings;11/3/2008, Vol. 1066 Issue 1, p51 

    Highly active, ultra-shallow and abrupt dopant profiles are required for future generations of CMOS devices. A possible way to achieve this is to use pre-amorphization implantation (PAI) and solid phase epitaxial re-growth. B and BF2 implants were studied in bulk silicon and silicon-on-insulator...

  • The device-technological simulation of local 3D SOI-structures. Kogut, I. T.; Holota, V. I.; Druzhinin, A. A.; Dovhij, V. V. // Journal of Nano Research;2016, Vol. 39, p228 

    This paper presents the device-technological simulation of local 3D SOI structures. These structures are created by the use of microcavities under the surface of silicon wafer. In the article, it is shown that microcavities are used as a constructive material for CMOS transistor array on the...

  • Strained Silicon: Next Step in Boosting Semiconductor Performance. Studt, Tim // R&D Magazine;Jun2003, Vol. 45 Issue 6, p28 

    Discusses the development of advanced semiconductor fabrication technologies. Replacement of aluminum with copper for device interconnects; Benefits of the implementation of silicon-on-insulator technologies; Materials used for complementary metal oxide semiconductor devices.

  • SOI's CE Wave. Deffree, Suzanne // Electronic News;7/25/2005, Vol. 51 Issue 30, pN.PAG 

    Discusses the use of silicon-on-insulator technology by the consumer electronics industry. Comparison of the speed of crystal silicon and silicon oxide-based integrated circuits with those of complementary metal oxide semiconductor-based chips; Plan of Sony to apply the technology in their...

  • Dielectrically isolated silicon-on-insulator islands by masked oxygen implantation. Davis, J. R.; Robinson, A.; Reeson, K. J.; Hemment, P. L. F. // Applied Physics Letters;11/2/1987, Vol. 51 Issue 18, p1419 

    A method of forming dielectrically isolated silicon-on-insulator device islands by using a thin patterned masking layer during implantation of high doses of oxygen into silicon is described. Due to energy loss in the masking layer, the oxygen ions synthesize both a surface oxide in the masked...

  • A Comparative Study on a SOI-CMOS Capacitive Feedback Op-Amp Using different Bias Circuits for High Temperature Application. Jeongwook Koh; Arasu, Muthukumaraswamy Annamalai; Minkyu Je // International Proceedings of Computer Science & Information Tech;2012, Vol. 32, p142 

    In this paper, we present comparative study on implementation of 1.0 um SOI-CMOS capacitive feedback op-amps using two different bias circuits, constant-gm bias and constant-current bias circuits for down-hole drilling application among high temperature electronics from 0 °C to 225 °C....

  • Experimental demonstration of a low-loss optical H-tree distribution using silicon-on-insulator microwaveguides. Vivien, L.; Lardenois, S.; Pascal, D.; Laval, S.; Cassan, E.; Cercus, J. L.; Koster, A.; Fédéli, J. M.; Heitzmann, M. // Applied Physics Letters;8/2/2004, Vol. 85 Issue 5, p701 

    The experimental demonstration of an optical H-tree distribution from one input to sixteen outputs compatible with the size of a microelectronic chip is reported. It is based on low-loss silicon-on-insulator rib submicron waveguides. Each branch is 1 cm long and includes four ultracompact T...

  • Use of nanocomposites to increase electrical “gain” in chemical sensors. Vieira, Sara M. C.; Beecher, Paul; Haneef, Ibraheem; Udrea, Florin; Milne, William I.; Namboothiry, Manoj A. G.; Carroll, David L.; Park, Jonghyurk; Maeng, Sunglyul // Applied Physics Letters;11/12/2007, Vol. 91 Issue 20, p203111 

    We have investigated chemical sensors by combining silicon-on-insulator complementary-metal-oxide-semiconducting microtechnology with nanotechnology. The sensing materials were single-walled carbon nanotubes and poly(3,3‴-dialkyl-quarterthiophone). The devices containing only nanotubes or...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics