TITLE

Prototype Packaging Solutions for IC Designers

AUTHOR(S)
Hypnarowski, Dave; Emery, Ellen; Lawrence, Bill; Blue, Robert
PUB. DATE
May 2003
SOURCE
Advanced Packaging;May2003, Vol. 12 Issue 5, p24
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
No abstract available.
ACCESSION #
9770827

Tags: INTEGRATED circuits;  ELECTRONIC packaging

 

Related Articles

  • IC package designs greatly affect signal integrity. Clark, Sean // Portable Design;Jul2003, Vol. 9 Issue 7, p13 

    Discusses the effect of package designs on signal integrity of integrated circuits. Capacitive coupling between connections or leads; Inductive and resistive value of the connections or leads; Values of the parasitic elements; Features that improve package signal performance; Coefficient of...

  • The convergence of advanced packaging and system level design. Hogan, Taylor; Beckley, Tom // ECN: Electronic Component News;Mar98, Vol. 42 Issue 3, p125 

    Discusses the trend toward the integration of integrated circuit packaging and system level design processes. Example of system partitioning; Optimizing designs from a system-level view; Limitations of the conventional design process; Design tools; Importance of multi-domain analysis. INSET:...

  • Bare Chip Stacking. Sturcken, Keith; Konecke, Sheila; Mason, Kent // Advanced Packaging;Apr2003, Vol. 12 Issue 3, p17 

    Discusses packaging in the form of stacked devices that can be applied to electronic devices at the wafer or chip level. Key element of die stacking; Examples of previously used stacking solutions; Critical to the success of chip stacking; Wafer- and chip-level preprocessing; Die stacking with...

  • Breaking Away. Flower, Gail // Advanced Packaging;May2003, Vol. 12 Issue 5, p7 

    No abstract available.

  • Design your own ASIC.  // Advanced Packaging;Sep2003, Vol. 12 Issue 9, p19 

    Discusses the potentials of application-specific integrated circuits (ASIC) designs in the packaging industry. Customization of ASIC; Packaging option prior to the ASIC technology; Capability of the area-array flip design; Issues facing designers; Packaging and integrated circuit flip chip...

  • A look at the worldwide IC packaging market. R. E. // Electronic Design;6/24/96, Vol. 44 Issue 13, p64EE 

    Focuses on the integrated circuit packaging market. Industry trends; Statistics; Product mix offers.

  • DEMANDS KEEP IC PACKAGING IN A STATE OF FLUX. Saums, David L. // Electronic Design;1/12/2004, Vol. 52 Issue 1, p78 

    Discusses the obstacles in integrated circuit pacakging. Cost sensitivity; Increase in package density and power dissipation; Constraints in packaging choices.

  • Packaging COTS chips for environmentally demanding applications. Wilson, J.R. // Military & Aerospace Electronics;Apr2001, Vol. 12 Issue 4, p23 

    Focuses on an effort to find innovative integrated circuit and board packaging approaches to enable systems designers to use commercially developed components in military and aerospace platforms. Joint effort by the United States Army Aviation and Missile Command and Lockheed Martin Missiles...

  • Enhanced flip-chip packaging technique boosts IC reliability and performance. Bursky, Dave // Electronic Design;08/23/99, Vol. 47 Issue 17, p29 

    Examines a flip-chip packaging technique that boosts integrated circuit reliability and performance developed by IBM Corp.'s Microelectronics Division. Use of the packaged chip in high-performance applications; Support for high-frequency, high-bandwidth requirements; Moisture sensitivity;...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sign out of this library

Other Topics