TITLE

Synthesis of Data Path Architecture with Online Fault Detection Mechanism for Reconfigurable Systems

AUTHOR(S)
Pradeep C.; Radhakrishnan R.; Saranya R.; Samuel, Philip
PUB. DATE
July 2014
SOURCE
Australian Journal of Basic & Applied Sciences;Jul2014, Vol. 8 Issue 10, p239
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The emergence of reconfigurable computing has opened up the possibility of a new research field in the area of digital design. The processing element is the main computational unit of a Reconfigurable Cell. With the advent in VLSI technology, several Processing Elements can be used to obtain complex functions and a major challenge is to guarantee their fault free operation. In this paper, we present the design and implementation of a reconfigurable data path with online fault detection mechanism. The data path performs addition and multiplication operations and a fault detection mechanism based on the control signals as well as nature of operands respectively. A fault detection mechanism is introduced to detect the faults while the data path is in operation. The design was modeled using Verilog HDL and simulated and synthesized using Xilinx ISE 14.2. The design was also synthesized in Leonardo Spectrum. A comparison was made by implementing the design in different FPGA devices. The results show that the proposed data path has better device utilization and less delay in Virtex 5 FPGA and a fault detection mechanism is implemented with less area and delay overhead.
ACCESSION #
97368485

 

Related Articles

  • LFSR TEST PATTERN FOR FAULT DETECTION AND DIAGNOSIS FOR FPGA CLB CELLS. Noorbasha, Fazal; Harikishore, K.; Hemanth, Ch.; Sivasairam, A.; Raju, V. Vijaya // International Journal of Advances in Engineering & Technology;Mar2012, Vol. 3 Issue 1, p240 

    The increasing growth of sub-micron technology has resulted in the difficulty of VLSI testing. Test and design for testability are recognized today as critical to a successful design. Field Programmable Gate Arrays (FPGAs) have been used in many areas of digital design. Because FPGAs are...

  • VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique. Jaiswal, Manish; Cheung, Ray // Circuits, Systems & Signal Processing;Feb2013, Vol. 32 Issue 1, p15 

    The double-precision floating-point arithmetic, specifically multiplication, is a widely used arithmetic operation for many scientific and signal processing applications. In general, the double-precision floating-point multiplier requires a large 53×53 mantissa multiplication in order to get...

  • Analysis and Design of a Context Adaptable SAD/MSE Architecture. Sudarsanam, Arvind; Dasu, Aravind; Vaithianathan, Karthik // International Journal of Reconfigurable Computing;2009, p1 

    Design of flexible multimedia accelerators that can cater to multiple algorithms is being aggressively pursued in the media processors community. Such an approach is justified in the era of sub-45 nm technology where an increasingly dominating leakage power component is forcing designers to make...

  • IMPLEMENTATION OF X-FACTOR CIRCUITRY IN DECOMPRESSOR ARCHITECTURE. SATHISHKUMAR, K.; SARAVANAN, S.; VIJAYSAI, R. // International Journal of Engineering & Technology (0975-4024);Apr/May2013, Vol. 5 Issue 2, p1381 

    VLSI testing majorly concern with test time and power consumed during testing process. This paper presents efficient Decompressor architecture for low power test applications. The aim of the paper is to reduce the transition count of shift-in test pattern which reduces the power. X-factor...

  • FPGA IMPLEMENTATION OF EFFICIENT VLSI ARCHITECTURE FOR FIXED POINT 1-D DWT USING LIFTING SCHEME. Sowjanya, Durga; Srinivas, K. N. H.; Ganapathi, P. Venkata // International Journal of VLSI Design & Communication Systems;Aug2012, Vol. 3 Issue 4, p37 

    In this paper, a scheme for the design of area efficient and high speed pipeline VLSI architecture for the computation of fixed point 1-d discrete wavelet transform using lifting scheme is proposed. The main focus of the scheme is to reduce the number and period of clock cycles and efficient...

  • Efficient VLSI Architecture for Training Radial Basis Function Networks. Zhe-Cheng Fan; Wen-Jyi Hwang // Sensors (14248220);Mar2013, Vol. 13 Issue 3, p3848 

    This paper presents a novel VLSI architecture for the training of radial basis function (RBF) networks. The architecture contains the circuits for fuzzy C-means (FCM) and the recursive Least Mean Square (LMS) operations. The FCM circuit is designed for the training of centers in the hidden layer...

  • DSTN (Distributed Sleep Transistor Network) for Low Power Programmable Logic array Design. Singla, Pradeep; Dhingra, Kamya; Malik, Naveen Kr. // International Journal of Computer Applications;May2012, Vol. 45, p31 

    With the high demand of the portable electronic products, Low- power design of VLSI circuits & Power dissipation has been recognized as a challenging technology in the recent years. PLA (Programming logic array) is one of the important off shelf part in the industrial application. This paper...

  • Ambient Temperature Based Thermal Aware Energy Efficient ROM Design on FPGA. Saini, Rishita; Bansal, Neha; Bansal, Meenakshi; Kalra, Lakshay; Singh, Preet Mohan; Pandey, Bishwajeet; Hussain, D. M. Akbar // Advanced Materials Research;11/14/2014, Vol. 1082, p467 

    Thermal aware design is currently gaining importance in VLSI research domain. In this work, we are going to design thermal aware energy efficient ROM on Virtex-5 FPGA. Ambient Temperature, airflow, and heat sink profile play a significant role in thermal aware hardware design life cycle. Ambient...

  • VLSI Design for High-Speed Image Computing Using Fast Convolution-Based Discrete Wavelet Transform. Maamoun, Mountassar; Namane, Abderrahmane; Neggazi, Mehdi; Beguenane, Rachid; Meraghni, Abdelhamid; Berkani, Daoud // World Congress on Engineering 2009 (Volume 1);2009, p817 

    This paper presents a VLSI design for very high-speed image computing using discrete wavelet transform. The proposed architecture, based on new and fast convolution approach, reduces the hardware complexity in addition to reduce the critical path to the multiplier delay. Furthermore, an advanced...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics