TITLE

Library for model-based design of image processing algorithms on FPGAs

AUTHOR(S)
Garcés-Socarrás, Luis Manuel; Sánchez-Solano, Santiago; Jiménez, Piedad Brox; Cabrera Sarmiento, Alejandro José
PUB. DATE
September 2013
SOURCE
Revista Facultad de Ingenieria Universidad de Antioquia;sep2013, Issue 68, p36
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This paper describes a library (XSGImgLib) that includes parameterizable blocks to implement low-level image processing tasks on FPGAs. A modelbased design technique provided by Xilinx System Generator (XSG) has been used to design the blocks, which implement point operation (binarization) and neighborhood operations (linear and non-linear filtering) in grayscale images. The blocks are parameterizable for input/output data precision, window size, normalization strategy, and implementation options (area versus speed optimization). The paper includes the implementation results obtained after fixing these options and exemplifies the combination of several blocks of the library to build a complete design for image segmentation purposes.
ACCESSION #
97254958

 

Related Articles

  • HD-video encoding with DSP and FPGA partitioning. Cheng Peng; Tran, Thanh // EDN Europe;Jun2007, Vol. 52 Issue 6, p44 

    The article presents a research on high-definition (HD) video encoding with digital signal processor (DSP) and field programmable gate array (FPGA) partitioning. The implementation of a scalable video-encoding architecture that includes DSPs and FPGAs as coprocessors aimed to offload certain...

  • Digital Power Management Hardware Realization Using FPGA. Kar Foo Chong; Astuti, Andreas Lee; Gopalakrishnan, Pradeep K.; Teo, T. Hui // Proceedings of World Academy of Science: Engineering & Technolog;Aug2008, Vol. 44, p554 

    This paper describes design of a digital feedback loop for a low switching frequency dc-dc switching converters. Low switching frequencies were selected in this design. A look up table for the digital PID (proportional integrator differentiator) compensator was implemented using Altera Stratix...

  • MUET holds regional school on FPGA design.  // Technology Times;1/4/2016, Vol. 7 Issue 1, p1 

    The article discusses the Asian Regional School on "FPGA Design for Scientific Applications" conference organized by the Abdus Salam International Center for Theoretical Physics and the Mehran University for Engineering and Technology that was held in Jamshoro, Pakistan from December 7 to 13, 2015.

  • VLSI Design of 2-D Discrete Wavelet Transform for Area-Efficient and High-Speed Image Computing. Maamoun, Mountassar; Neggazi, Mehdi; Meraghni, Abdelhamid; Berkani, Daoud // Proceedings of World Academy of Science: Engineering & Technolog;Nov2008, Vol. 47, p539 

    This paper presents a VLSI design approach of a highspeed and real-time 2-D Discrete Wavelet Transform computing. The proposed architecture, based on new and fast convolution approach, reduces the hardware complexity in addition to reduce the critical path to the multiplier delay. Furthermore,...

  • Implementation of Multiplier less Architectures for Color Space Conversions on FPGA. Ahlam Fadhil Mahmood; Abdulkreem Mohammad Salih // Al-Rafadain Engineering Journal;2011, Vol. 19 Issue 3, p89 

    The divergence of computers, internet, and wide variety of interactive video devices, in most of the multimedia applications, all using different color representations, is forcing the digital designer today to convert between them. The objective is to have a converter, which will be useful for...

  • The Power of Intelligent Cameras. Hummerich, Meike // Quality;Mar2010 Supplement, p12 

    The article offers information on image processing tasks that can be performed directly through programmable cameras that are equipped with a digital signal processor (DSP) and a field programmable gate array (FPGA) module. It states that these modules can operate autonomously because they...

  • Stego System on Chip with LFSR based Information Hiding Approach. Sundararaman, R. // International Journal of Computer Applications;Mar2011, Vol. 18, p24 

    This paper discusses about implementation of image steganographic system on Field Programmable Gate Array and the information hiding techniques in various images that are stored in the reconfigurable hardware and external memory. As a spatial domain steganography approach, Linear Feedback Shift...

  • A Novel Architecture for Real Time Implementation of Edge Detectors on FPGA. C., Sudeep K.; Majumdar, Jharna // International Journal of Computer Science Issues (IJCSI);Jan2011, Vol. 8 Issue 1, p193 

    With the introduction of reconfigurable platform such as Field Programmable Gate Arrays (FPGA) and advent of new high level tools to configure them, image processing on FPGA has emerged as a practical solutions for most of computer vision and image processing problems. This paper briefly...

  • Hardware Implementation of 128-Bit AES Image Encryption with Low Power Techniques on FPGA. Farmani, Ali; Bahar, Hossein Balazadeh // Majlesi Journal of Electrical Engineering;Dec2012, Vol. 6 Issue 4, p13 

    This paper describes the implementation of a low power and high-speed encryption algorithm with high throughput for encrypting the image. Therefore, we select a highly secured symmetric key encryption algorithm AES(Advanced Encryption Standard), in order to decrease the power using retiming and...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics