TITLE

Fine-tune embedded-system caches using trace analysis

AUTHOR(S)
Rocha, Ed
PUB. DATE
September 1997
SOURCE
EDN;09/01/97, Vol. 42 Issue 18, p153
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Examines the design of embedded-system caches using trace analysis techniques. Advantages of trace analysis; Details on video compression; Comparison between trace analysis of miss ratio and execution time versus block size and cache size for two cache configurations.
ACCESSION #
9709175882

 

Related Articles

  • A thumbnail sketch of cache memory. Levy, Markus // EDN;1/19/95, Vol. 40 Issue 2, p30 

    Focuses on cache memory as an essential component of high-performance computers. Effect of the Pentium processor on the demand for synchronous static random access memory (SRAMs); Increase of processor frequencies beyond the performance capabilities of dynamic random access memory (DRAM). ...

  • But there's a cache. Taylor, Catharine P. // Adweek New England Edition;11/17/97, Vol. 34 Issue 46, pIQ46 

    Focuses on the growing number of Internet surfers who uses caching, the temporary storage of Web sites on other servers. Widespread use of caching; Result of a study conducted by MatchLogic on caching; Impact of the Web site traffic on the advertising industry.

  • The Middleware dilemma. Huston, Geoff // Satellite Broadband;Apr2001, Vol. 2 Issue 4, p12 

    Discusses the benefits and drawbacks of middleware. Perception of corporate networks on middleware; Definition of middleware; Details on the transparent Web cache.

  • Optimizing Traffic in DSM Clusters: Fine-Grain Memory Caching versus Page Migration Replication. Lai, An-Chow; Falsafi, Babak // Theory of Computing Systems;2002, Vol. 35 Issue 3, p269 

    In this paper we compare and contrast two techniques to improve capacity/conflict miss traffic in CC-NUMA DSM clusters. Page migration/replication optimizes read-write accesses to a page used by a single processor by migrating the page to that processor and replicates all read-shared pages in...

  • The Data Locality of Work Stealing. Acar, Umut A.; Blelloch, Guy E.; Blumofe, Robert D. // Theory of Computing Systems;2002, Vol. 35 Issue 3, p321 

    This paper studies the data locality of the work-stealing scheduling algorithm on hardware-controlled shared-memory machines, where movement of data to and from the cache is solely controlled by the hardware. We present lower and upper bounds on the number of cache misses when using work...

  • Intel revs cache performance. Crothers, Brooke // InfoWorld;6/12/95, Vol. 17 Issue 24, p10 

    Reports that Intel Corporation introduce its 133-MHz Pentium with a cache controller, that allows systems vendors additional 2MB of level-2 cache per processor to systems.

  • MoSys in new memory territory...again.  // Electronic News;4/1/96, Vol. 42 Issue 2110, p34 

    Reports on MoSys Inc.'s launching of a dynamic random access memory (DRAM)-based cache memory technology called MCache. Features of the memory technology; Overcoming of the performance drawbacks of standard DRAM.

  • Conxion rolls out pay–as–you–go caching. Mears, Jennifer // Network World;1/21/2002, Vol. 19 Issue 3, p33 

    Reports the content delivery offering and caching services of Conxion Corp. in Santa Clara, California. Specification of caching services by speeding up Web site information content; Use of CacheFlow caches to provide Cache-on-demand services; Considerations on the use of services.

  • Cache machine.  // InfoWorld;5/29/95, Vol. 17 Issue 22, p69 

    Focuses on the Level 2 cache memory expandability of NexGen company's computer systems. Replacement of processor; Performance difference.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics