TITLE

Accelerator/HDL simulator speeds complex-chip verification

AUTHOR(S)
Lipman, Jim; Granville, Fran
PUB. DATE
September 1996
SOURCE
EDN;9/26/96, Vol. 41 Issue 20, p20
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Introduces Synopsys Inc.'s Arkos, a computer software that offers hardware emulation, cycle-based simulation acceleration and cosimulation. Product use; Retail price; Hardware requirements; Features; Ordering information.
ACCESSION #
9708081652

 

Related Articles

  • New EDA tool simplifies ASIC test benches. Lipman, Jim; Granville, Fran // EDN;9/28/95, Vol. 40 Issue 20, p18 

    Reports that Synopsys has introduced TestBench Manager, an option to the company's VHDL System Simulator (VSS). Capability of extracting block-level VHDL test benches from a system- or chip-level simulation, allowing block-level regression tests from full, system-level simulations.

  • EDA tool simplifies chip DFT. Lipman, Jim; Granville, Fran // EDN;12/7/96, Vol. 40 Issue 25, p19 

    Focuses on Synopsys' Test Compiler 3.4a computer software. Scan insertion and reoptimization features; Ability to create automatic-test-pattern generation and fault-simulation vectors; Price; Contact information.

  • SYNOPSIS UNVEILS PRODUCTION-READY LYNX DESIGN SYSTEM.  // CAD/CAM Update;Feb2011, Vol. 23 Issue 2, p6 

    The article previews the Lynx Design System from Synopsys Inc.

  • Synopsys adds design-for-test tools.  // Electronic News;10/11/93, Vol. 39 Issue 1984, p14 

    Reports on Synopsys Inc.'s backplane for test automation software, Test Manager and fault simulator, TestSim. Test Manager to be included to Test Compiler test synthesis package without charge; Prices; Capabilities.

  • HDL-based design tools move up to the source level. Maliniak, Lisa // Electronic Design;2/20/95, Vol. 43 Issue 4, p151 

    Reports on Synopsys Inc.'s creation of a new family of source-level tools for Verilog and VHDL. DesignSource for full source capture; HDL Advisor for direct source capture; Features of each product; Capabilities.

  • Behavioral synthesis creates ICs from algorithmic descriptions.  // Electronic Design;5/30/94, Vol. 42 Issue 11, p60 

    Presents information on Synopsys Inc.'s Behavioral Compiler computer software. Features; Applications; Product support; Pricing; Contact information.

  • Synopsys sets latest DSP design release. Dorsch, Jeff // Electronic News;1/23/95, Vol. 41 Issue 2049, p8 

    Reports that Synopsys is introducing a version 6.7 of its Cossap software for designing digital signal processing (DSP) devices and DSP-based systems. Features; Compatibility with standard workstation platforms; Pricing; Synopsys' acquisition of the Cossap Stream Driven Simulator in 1994.

  • Synopsis sets up vendor program.  // Electronic News;3/20/95, Vol. 41 Issue 2057, p54 

    Reports that Synopsys is establishing a program for partnerships with other electronic design automation vendors, aimed at addressing the needs of mutual customers. Levels of participation in the program, dubbed in-Sync; Cascade Design Automation's introduction of version 2.3 of its Epoch...

  • New test software version at Synopsys.  // Electronic News;12/11/95, Vol. 41 Issue 2095, p6 

    Reports that Synopsys has introduced a new version in the Test Compiler line of design-for-test (DFT) software. Features of Test Compiler 3.4a; Pricing.

  • Tool gets physical. Moretti, Gabe // EDN;02/01/2001, Vol. 46 Issue 3, p26 

    Features Physical Compiler 2.0 software manufactured by Synopsys Inc. Use of RTL-to-placed-gates design flow against a gate-level flow; Integration of DFT Compiler in the Physical Compiler 2.0; Availability of Physical Compiler 2.0.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics