TITLE

NEC adds DSP cores; solidifies ASIC position

PUB. DATE
June 1997
SOURCE
Electronic News;06/23/97, Vol. 43 Issue 2173, p26
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Reports on NEC Electronics' introduction of the initial member of the NASPX family of digital signal processor (DSP) cores. Integration of the NASPX family into NEC's application specific integrated circuit (ASIC) core library; NEC's claims that the CB-C9VX family of standard ASICs facilitates the design of complete cell-based silicon systems; Sampling of the upD77019 DSP.
ACCESSION #
9707034176

 

Related Articles

  • `Open' DSP architecture targets communications designs. Prophet // EDN Europe;Dec99, Vol. 44 Issue 12, p16 

    Discloses LSI Logic's plan to make its ZSP digital signal processor (DSP) architecture either a standard or core for incorporation into large application specific integrated circuit designs. Planned applications for ZSP; Specialized DSP instructions included; Features; Contact information.

  • Spectrum's quickComm architecture improves DSP performance for signals intelligence. McHale, John // Military & Aerospace Electronics;Mar2000, Vol. 11 Issue 3, p6 

    Features quickComm, a digital signal processing (DSP) architecture enhancer from Spectrum Signal Processing based in Burnaby, British Columbia. Capabilities of quickComm; Complement of the architecture of TMS320C6202 and TMS320C6203 digital signal processors; Discussion of the Solano...

  • Design of a Novel Front-End Readout ASIC for PET Imaging System. Huiming Zeng; Tingcun Wei; Linkai Shen; Wu Gao // Journal of Signal & Information Processing;May2013, Vol. 4 Issue 2, p129 

    The architecture of a multi-channel front-end system is important for realizing a high-resolution PET system. We propose a novel front-end readout electronic system with TDC to deal with time information for PET system which can easily design the timing control. Each channel consists of a charge...

  • Avoiding DSP performance problems up front. Pikus, Gene // Electronic Design;3/4/96, Vol. 44 Issue 5, p75 

    Part I. Examines issues concerning digital signal processing (DSP) hardware. System-level points; Analog front-end; Anti-alias filtering; Tips to improve the performance of DSP hardware.

  • Resizing engines offer shrink and zoom operations. Granville, Fran // EDN;10/26/95 Supplement Literature Link, Vol. 40 Issue 22, pLL8 

    Features three video/image digital signal processing chips from Genesis Microchip. Gm865x1; Gm833x2; Gm2242B; Functions and capabilities; Prices; Contact information.

  • Fast and flexible: FIR filters in reconfigurable logic. Conner, Doug // EDN;7/4/96, Vol. 41 Issue 14, p65 

    Focuses on designing digital signal processors (DSP) into reconfigurable logic. Implementation of DSP functions in hardware; Use of filter design tools; Filter coefficients; Effects of low pass or bandpass digital filters on the processor; Theory behind digital filters. INSETS: The air...

  • EDN's 1996 DSP-chip directory. Levy, Markus; Coyle, Anne // EDN;3/1/96, Vol. 41 Issue 5, p40 

    Presents `EDN' periodical's 1996 digital signal processor (DSP)-chip directory. Target application examples; Instruction/data width; Number of data buses; External address range; Software stack; Maximum interrupt latency. INSET: Painstaking DSP details..

  • 16-bit.  // EDN;3/1/96, Vol. 41 Issue 5, p51 

    Features 16-bit digital processing chips. Addressing modes; Special instructions; Support; Variations.

  • 24-bit.  // EDN;3/1/96, Vol. 41 Issue 5, p87 

    Features 24-bit digital processing chips. Addressing modes; Special instructions; Support; Variations.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics