Mentor targets advanced verification

Erkanat, Judy
December 1996
Electronic News;12/9/96, Vol. 42 Issue 2146, p57
Trade Publication
Reports on Mentor Graphics' introduction of advanced verification products said to address high-speed verification of large designs at all levels of abstraction. Opnet Xpress Developer co-simulator for QuickHDL; QuickHDL-XLC cycle-based optimizer for QuickHDL; SimExpres version 1.5; Pricing.


Related Articles

  • Synopsys eyes verification snags.  // Electronic News;9/16/96, Vol. 42 Issue 2134, p34 

    Reports on the launching of Synopsys' Arkos system hardware emulator/simulation accelerator and Cyclone RTL cycle-based simulator. Aim of addressing design verification problems; Features and prices; Production shipments.

  • Tool targets transistor netlists. Moretti, Gabe // EDN;12/21/2000, Vol. 45 Issue 26, p20 

    Focuses on Valiosys' introduction of TraLaLa, a transistor-level analysis and logic-abstraction tool that can reduce verification time for complex circuits. Marketing of the product as part of a merger with Sansistor, the product's developer; Performance of an in-depth flat or hierarchical...

  • Hardware tools aid engineers in design verification. Moretti, Gabe // EDN Europe;Sep2001, Vol. 46 Issue 9, p47 

    Focuses the use of hardware tools to aid engineers in circuit design verification. Rate of product-development resources required in design verification; Tools used for front and back-end simulations; Efficiency of prototyping in platform-based design. INSET: RTL PROTOTYPING: AN ALTERNATIVE...

  • Big Synopsys challenges formal verification market. Stefora, Ann // Electronic News;02/02/98, Vol. 44 Issue 2204, p6 

    Reports on Synopsys Inc.'s entry in the microchip verification equipment market. Shipment of verification tools made by the company; Development of an equivalence checking tool; Features of the company's verification equipment based on Formality architecture.

  • Synopsys Rolls Out New Verification Tool. Steffora, Ann // Electronic News;05/17/99, Vol. 45 Issue 20, p20 

    Focuses on the verification tool for integrated circuits developed by Synopsys Inc. Verification issues addressed by the tool; Target capacities for Cedar tool; Features of Cedar.

  • Formal verification helps stamp out design bugs. Ajluni, Cheryl // Electronic Design;12/01/98, Vol. 46 Issue 27, p67 

    Focuses on the technology of integrated circuit formal verification. Complexity of the technology; Categories and definition of formal verification; Reasons for the emergence of interest in the technology; Scope of the use and importance of the equivalence checking technique in formal...

  • Formal-verification tools now available.  // Electronic Design;12/01/98, Vol. 46 Issue 27, p70 

    Features several integrate circuit formal verification tools available from various manufacturers in the United States. Includes equivalence-checking tool from Verysys Design Automation; Design verification tool from Synopsys; Equivalence checking tool from Cadence Design Systems.

  • Mentor Graphics shows its calibre. Erkanat, Judy // Electronic News;5/27/96, Vol. 42 Issue 2118, p8 

    Reports on the long-term layout verification strategy planned by Mentor Graphics as it announced its Calibre advanced verification product family. Background on the product family; Mentor's expectations for the Calibre; Pricing for the product line.

  • Chrysalis moves closer to `formal verification'.  // Electronic News;2/3/97, Vol. 43 Issue 2153, p8 

    Reports on the unveiling of Chrysalis Symbolic Design's State Machine Analyzer module from the company's Design Insight product line. Design Verifyer software's utilization of formal verification methods; Formal equivalence checking as replacement for regression simulation at the gate and...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics