The promising properties of flip-chips

April 2003
Engineer (00137758);4/4/2003, Vol. 291 Issue 7624, p37
No abstract available.


Related Articles

  • Microchips have ridges. Koucky, Sherri; Mraz, Stephen // Machine Design;09/07/2000, Vol. 72 Issue 17, p42 

    Deals with the microchip fabrication process developed at Sandia Laboratory which creates raised, microscopic enclosed canals on chips to let liquids or gases flow between chip features. Usefulness of the structures; Details of the process.

  • New manufacturing process promises improved chip economics. Hardy, Stephen // Lightwave;Sep99, Vol. 16 Issue 10, p27 

    Provides information on a manufacturing process that reduces the cost and time required to create photonic integrated circuits for optical-communications applications. Manufacturing process developed by Lumenon Innovative Lightwave Technology Inc. and Molex Inc.; Advantages of the method; Plans...

  • The Web Enables IC Lot Tracking. Johnson, Greg // Electronic News;06/12/2000, Vol. 46 Issue 24, p56 

    Focuses on the influence of the Internet to the way customers track the progress of their devices in the assembly process of the semiconductor industry of the United States. Why customers wanted to track the progress of their wafer lots in the assembly and testing processes; Essential to chip...

  • low-kappa dielectric etching. Thomas, D. J.; Song, Y. P.; Powell, K. // Solid State Technology;Mar2001, Vol. 44 Issue 3, p107 

    Warns about the challenges in the integration of low-k dielectrics into advanced integrated circuits. Discussion on critical plasma etch processes; Information on low-k dielectrics and etch chemistries; Overview on low-k trench etching. INSET: MORI plasma etching.

  • The Control of Oxygen Precipitation and the Impact of Internal Gettering.  // Solid State Technology;Mar2001, Vol. 44 Issue 3, p113 

    Reports on the essence of the control of oxygen precipitation for the development of internal gettering in integrated circuit (IC) manufacturing and the importance of gettering schemes in IC manufacturing. Basis of the conventional method for dealing with the creation of layered structure;...

  • Spin-etch planarization for dual damascene interconnect structures. DeBear, Donald S.; Levert, Joseph A.; Mukherjee, Shyama P. // Solid State Technology;Mar2000, Vol. 43 Issue 3, p53 

    Discusses the use of dielectric erosion in copper damascene chemical mechanical planarization (CMP). Significance of dual damascene copper electroplating in the metallization process of integrated circuit interconnection technologies; Information on the development of a noncontact planarization...

  • e-Manufacturing: Still a long way to go. Haavind, Robert // Solid State Technology;Nov2003, Vol. 46 Issue 11, p8 

    Editorial. Discusses the progress of and outlook for electronic manufacturing. Use of the term 'e-manufacturing' to describe integrated circuit factories run by computers, networks and sophisticated software; Formulation of standards for connectivity and software; Enabling of plants to use...

  • To ATPG, or Not To ATPG? Agarwal, Vinod K. // Electronic News;2/25/2002, Vol. 48 Issue 9, p26 

    Comments on the application of automatic test pattern generation (ATPG) in integrated circuit (IC) manufacturing. Disadvantages of ATPG; Solutions introduced to help extend the life of ATPG; Application of hierarchical test approach in IC design.

  • Parametric yield optimization with mesh adaptive direct search. Bűrmen, Árpád // Electrotechnical Review / Elektrotehniski Vestnik;2015, Vol. 82 Issue 4, p191 

    Random manufacturing process variations can affect the performance of an integrated circuit to the extent that a significant number of the manufactured circuits must be discarded because they fail to satisfy the specifications. To increase the yield, random variations must be taken into account...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics