Noise performance of polycrystalline silicon thin-film transistors made by sequential lateral solidification

Bonfiglietti, A.; Valletta, A.; Mariucci, L.; Pecora, A.; Fortunato, G.
April 2003
Applied Physics Letters;4/21/2003, Vol. 82 Issue 16, p2709
Academic Journal
Low-frequency noise in polycrystalline silicon (polysilicon) thin-film transistors (TFTs), made using the sequential lateral solidification (SLS) technique, has been investigated. Two types of devices have been analyzed: SLS polysilicon TFTs, where the noise is dominated by the carrier number fluctuations, and extended grain polysilicon TFTs, where an excess noise was present for low drain currents. The noise induced by carrier number fluctuations was seen to scale, in both types of devices, with the inverse of the channel area, as expected from the theory. The excess noise was explained considering the mobility fluctuations induced by the scattering with low angle grain boundaries present in the extended grain polysilicon.


Related Articles

  • Laser induced implanted oxide (LI[sup 2]Ox) and polycrystalline silicon film simultaneously.... Cheol-Min Park; Byung-Hyuk Min // Applied Physics Letters;1/20/1997, Vol. 70 Issue 3, p372 

    Proposes a method in forming the gate oxide and recrystallizing the polycrystalline silicon (poly-Si) active layer simultaneously. Characteristics of poly-Si thin film transistors; Discussion on the recrystallization of poly-Si film during irradiation of excimer lasers; Injection of oxygen ion...

  • Polycrystalline Si thin-film transistors fabricated at ≤800 °C: Effects of grain size and {110} fiber texture. Kung, K. T.-Y.; Reif, R. // Journal of Applied Physics;8/15/1987, Vol. 62 Issue 4, p1503 

    Examines the effects of enlarged grain size and enhanced {110} fiber texture on polycrystalline silicon (Si) thin film transistors (TFT) performance. Information on the technical applications of polycrystalline Si TFT; Techniques that can be used in reducing grain-boundary effects; Details of...

  • Output characteristics of short-channel polycrystalline silicon thin-film transistors. Dimitriadis, C. A.; Tassis, D. H. // Journal of Applied Physics;3/1/1995, Vol. 77 Issue 5, p2177 

    Provides information on a study which presented an analytical model for the turn-on current-voltage characteristics of polycrystalline silicon thin-film transistors. Basis for the model; Way of determining the trap distribution and the device parameters involved in the model; Status of the...

  • A new self-aligned subtractive gate process for high-voltage and complementary polycrystalline silicon thin-film transistors. Wu, I-Wei; Huang, Tiao-Yuan; Lewis, Alan G.; Chuang, T. C.; Chiang, Anne // Journal of Applied Physics;11/1/1990, Vol. 68 Issue 9, p4900 

    Presents a study that proposed a self-aligned subtractive gate process by alternating several masking and polycrystalline silicon gate etching steps from a conventional process to build high-voltage and complementary thin-film transistors (TFT) on insulating substrates. Compatibility of the...

  • Analytical current–voltage model for polycrystalline-silicon thin-film transistors. Kimura, Mutsumi; Takizawa, Teruo; Inoue, Satoshi; Shimoda, Tatsuya // Applied Physics Letters;4/1/2002, Vol. 80 Issue 13, p2326 

    An analytical current-voltage model has been developed for polycrystalline-silicon thin-film transistors. This model is based on the Poisson equation and the carrier density equation on the condition that the active layer is intrinsic and fabricated on the insulator substrate. The surface state...

  • High-performance thin-film transistors from optimized polycrystalline silicon films. Meakin, D. B.; Coxon, P. A.; Migliorato, P.; Stoemenos, J.; Economou, N. A. // Applied Physics Letters;6/29/1987, Vol. 50 Issue 26, p1894 

    The performance of thin-film transistors fabricated in unrecrystallized (small-grain) polcrystalline silicon is shown to be greatly improved by depositing the films at much lower pressures than normally used in the low-pressure chemical vapor deposition process. Electronic measurements on...

  • A simple and continuous polycrystalline silicon thin-film transistor model for SPICE implementation. Pappas, I.; Hatzopoulos, A. T.; Tassis, D. H.; Arpatzanis, N.; Siskos, S.; Dimitriadis, C. A.; Kamarinos, G. // Journal of Applied Physics;9/15/2006, Vol. 100 Issue 6, p064506 

    A simple current-voltage model for polycrystalline silicon thin-film transistors (polysilicon TFTs) is proposed, including the sixth-order polynomial function coefficients fitted to the effective mobility versus gate voltage data, the channel length modulation, and impact ionization effects. The...

  • Single-grain thin-film transistor using Ni-mediated crystallization of amorphous silicon with a silicon nitride cap layer. Jung Chul Kim, W.; Jong Hyun Choi; Seung Soo Kim; Kyu Man Kim; Jin Jang // Applied Physics Letters;12/15/2003, Vol. 83 Issue 24, p5068 

    Amorphous silicon was crystallized by metal-induced crystallization through a cap with a Ni area density of 2×10[sup 14] atoms/cm[sup 2] on the cap. The crystallized polycrystalline silicon (poly-Si) shows hexagonal-shaped or disk-shaped grains with average grain size of ∼40 μm. The...

  • Correlation of the generation-recombination noise with reliability issues of polycrystalline silicon thin-film transistors. Hastas, N. A.; Dimitriadis, C. A.; Kamarinos, G. // Applied Physics Letters;7/12/2004, Vol. 85 Issue 2, p311 

    Low-frequency noise measurements have been carried out in polycrystalline silicon thin-film transistors (polysilicon TFTs) with different interface roughnesses. Independently of the interface roughness, the drain current noise can be ascribed to carrier number fluctuations. In devices with a...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics