Deep-submicron geometries dictate new approaches to ASIC design

Gallant, John
June 1995
EDN;6/8/95, Vol. 40 Issue 12, p65
Trade Publication
Focuses on the design of deep-submicron application specific integrated circuits (ASIC). Need for ASIC designers to work with ASIC vendors and electronic design tool companies; Definition of deep submicron; ASICs with gates on a single die. INSET: Looking ahead..


Related Articles

  • Shortening the time to volume production of high-performance standard cell ASICs. McDougal, Jay D.; Young, William E. // Hewlett-Packard Journal;Feb95, Vol. 46 Issue 1, p91 

    Presents methods that help reduce or eliminate the need for design iterations of high-performance standard cell application specific integrated circuits (ASICs), by increasing the chance of `first time perfect' at each design step. Behavioral modeling; Synthesis; Timing constraints; Place and...

  • Deep-submicron ASIC design requires design planning. Wiederhold, Bob // EDN;2/16/95, Vol. 40 Issue 4, p95 

    Focuses on the importance of design planning in deep-submicron ASIC design. Breakdown of old methods of ASIC design; Accurate delay prediction; Fixing timing problems; Improvement of design routability.

  • Gate isolation helps deliver tailored ASICs. Santoni, Andy // Electronic News;9/11/95, Vol. 41 Issue 2082, p52 

    Comments on why Mitsubishi Electronics America is able to offer application-specific integrated circuits (ASIC) in multiple versions that trade off power dissipation for speed. The combination of gate isolation with other design techniques; Discussion of clock distribution techniques.

  • Toshiba introduces mixed ASIC family.  // Electronic News;9/11/95, Vol. 41 Issue 2082, p76 

    Comments on a product unveiled by Toshiba America Electronic Components (TAEC). The line of mixed 3-volt/5V application specific integrated circuits (ASIC) called the TC203 family. When samples will be available; Price estimates.

  • Sub-0.4-micron ASIC march goes on. DeTar, Jim // Electronic News;10/23/95, Vol. 41 Issue 2088, p96 

    Reports on the application specific integrated circuit (ASIC) market in 1995. The continued migration to sub-0.4-micron geometries; NEC and Toshiba's unveiling of new ASIC families; I/O performance on Toshiba's TC220.

  • ASIC vendors looking for test help. Novellino, John // Electronic Design;8/22/94, Vol. 42 Issue 17, p20 

    Reports that the increasing amount of application specific integrated circuits (ASIC) designs makes the job of creating test program for such circuits a nightmare. Action taken by ASIC vendors; Encouragement for designers in coming up with better vectors; Inclusion of Summit TDS software in...

  • ASIC on oxide.  // Electronic News;8/28/95, Vol. 41 Issue 2080, p4 

    Predicts that Toshiba America will announce an Application Specific Integrated Circuit (ASIC) family in August 1995 based on thin-oxide, high-density 0.4-micron process technology. Discussion of the TC203 series.

  • Analyze ASIC designs to optimize integration levels. Dorais, Mark // Electronic Design;08/09/99, Vol. 47 Issue 16, p83 

    Presents factors affecting the integration levels of application specific integrated circuits designs. Evaluation on the cost of system-on-a-chip (SoC); Implication of the price of packaging complexity on integration level; Applications of SoC; Distinctions between SoC designs and integration...

  • What system designers need to know about deep-submicron ASICs. Katz, Isadore // EDN;2/16/95, Vol. 40 Issue 4, p69 

    Reports on the fundamental changes in device physics for deep-submicron silicon structures and its effect on application-specific integrated circuits (ASIC). Decrease in device geometries below 0.5 submicrons; Effect of the changing physics of deep-submicron silicon structures; Difference...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics