Agilent Standardizes on Synopsys’ PrimeTime

January 2003
Electronic News;1/20/2003, Vol. 49 Issue 3, pN.PAG
Trade Publication
Reports on the decision of Agilent Technologies to standardize on Synopsys Incorporated's PrimeTime SI for signal integrity analysis in its 0.13-micron design flow for embedded core chips as of January 20, 2003. Statement of Agilent executive Jim Fong on the issue; Features of PrimeTime SI; Description of Agilent's design flow.


Related Articles

  • Synthesise, place, and then route to solve chip-layout problems. Prophet // EDN Europe;Dec99, Vol. 44 Issue 12, p12 

    Reports on the introduction of Physical Synthesis, a chip-design tool from Synopsis. Features; Applications; Compiler tool launched by Synopsis at the IP99 conference; Contact information.

  • Synopsys Sets Pilot Design Environment to Flight. Mutschler, Ann Steffora // Electronic News;3/6/2006, Vol. 52 Issue 10, p18 

    The article provides information on the RTL-to-GDSII design system developed by Mountain View, California-based electronic design automation company Synopsys Inc. in 2006. The Pilot Design Environment was developed by the company's professional services group using its Galaxy and Discovery...

  • Time(ing) Is On Our Side. JACKSON, MICHAEL // Electronic News;02/08/99, Vol. 45 Issue 2256, p52 

    Focuses on the Chip Architect product announcements made by logic synthesis company, Synopsys, regarding its foray into the mission-critical implementation side of chip design. Its objective; Question that design teams should ask themselves.

  • Agilent and Synopsys cooperate on scan diagnostics.  // Test & Measurement World;Dec2004/Jan2005, Vol. 24 Issue 11, p8 

    The article reports that Agilent Technologies Inc. and Synopsys Inc. have announced a scan diagnostics reference methodology that the companies claim will speed up fault localization and failure analysis on semiconductors. Resulting from a three-year strategic alliance, the new methodology makes...

  • Synopsys updates IC place-&-route flagship, with IC Compiler II.  // EDN Europe;Apr2014, Issue 4, p9 

    The article offers brief information on the IC Compiler II place-and-route tool for complex signoff correlation (SoC) designs in silicon processes from Synopsys Inc.

  • EDA tool gets provision for flip-chip bonding. Yeates, Harry // Electronics Weekly;9/21/2005, Issue 2210, p5 

    The article reports that Synopsys Inc. has added provision for flip-chip bonding to its Galaxy design suite. The JupiterIO tool interrelates die and package data and makes them visible in real time, so development of both can proceed concurrently. Extending the possibility for concurrent design...

  • Cadence Turns Up Synthesis Heat. Morrison, Gale // Electronic News;03/27/2000, Vol. 46 Issue 13, p32 

    Reports on the development of electronic design automation (EDA) tools by Cadence Systems Inc. and Synopsys Inc. Problems associated with performing synthesis in integrated circuit design; Efforts of both companies to merge synthesis and place and route; Launching of Ambit PKS-infused offering...

  • Cadence links with Agilent on design.  // Electronics Weekly;2/27/2002, Issue 2041, p16 

    Reports on the action taken by Cadence Design Systems and Agilent Technologies to combine their expertise in integrated circuits and radio frequency design. Remarks from Agilent chief executive officer Ned Barnholt; Combination of Cadence's Analog Design Environment and Agilent's Advanced...

  • Agilent Enters RF DFM Space with Xpedion Acquisition. Mutschler, Ann Steffora // Electronic News;8/7/2006, Vol. 52 Issue 32, p21 

    This article focuses on the acquisition deal between Agilent Technologies Inc. and Xpedion Design Systems Inc. By adding Xpedion's products to its portfolio, Agilent claims this allows more focus on verification and design for manufacturability (DFM), giving customers a design flow covering...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics