TITLE

Digital control technologies for improving the power quality of power supplies

AUTHOR(S)
Shah, P.; Saxena, Rakesh; Chawla, M.
PUB. DATE
May 2013
SOURCE
Neural Computing & Applications;May2013 Supplement, Vol. 22, p235
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The power supply designs are becoming digital in nature due to its several advantages. It is common to see what would have once been a completely analog design, now incorporate some combination of DSP, microcontroller, and FPGA technologies. The current harmonics are measured in power supply of color television. This paper presents the digital control technologies and simulation techniques that have been developed to greatly reduce the input filter requirements for converters. The input filter's inductor size and the capacitor size can be reduced while maintaining the same power quality specifications of the power supplies. The paper also deals with VHDL codes and FPGA modules for PWM generator.
ACCESSION #
87661112

 

Related Articles

  • FPGA Based Control Method for Three Phase BLDC Motor. Suneeta; Srinivasan, R.; Sagar, Ram // International Journal of Electrical & Computer Engineering (2088;Aug2016, Vol. 6 Issue 4, p1434 

    This paper introduces a good method which is helpful to assist in the design and control of cost effective, efficient Brushless Direct Current (BLDC) motors. Speed Control of BLDC motor using PIC microcontrollers requires more hardware, and with the availability of FPGA versatile features...

  • EFFICIENT FPGA IMPLEMENTATION OF 2ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK. Gupta, Vikas; Khare, K.; Singh, R. P. // Journal of Engineering & Applied Sciences;2011, Vol. 6 Issue 8, p94 

    This paper explains a method for the design and implementation of digital controller based on Field Programmable Gate Array (FPGA) device. It is more compact, power efficient and provides high speed capabilities as compared to software based PID controllers. The proposed method is based on...

  • Design, Development and Implementation of ALU, RAM and ROM for 8051 Microcontroller on FPGA using VHDL. Navalgund, Siddalingesh S.; Tonse, Prakash R. // International Journal of Computer Applications;Oct2013, Vol. 80, p8 

    Reconfigurable systems offer a solution to solve complex problems by combining the speed of hardware with the flexibility of software to improve performance and system performance. Past three decades have seen the introduction of the technology that has radically changed the way one analyses and...

  • Efficient Hardware/Software Implementation of LPC Algorithm in Speech Coding Applications. Atri, Mohamed; Sayadi, Fatma; Elhamzi, Wajdi; Tourki, Rached // Journal of Signal & Information Processing;Feb2012, Vol. 3 Issue 1, p122 

    The LPC "Linear Predictive Coding" algorithm is a widely used technique for voice coder. In this paper we present different implementations of the LPC algorithm used in the majority of voice decoding standard. The windowing/ autocorrelation bloc is implemented by three different versions on an...

  • VHDL Design for Image Segmentation using Gabor filter for Disease Detection. Thakur, Rucha R.; Dixit, Swati R.; Deshmukh, A. Y. // International Journal of VLSI Design & Communication Systems;Apr2012, Vol. 3 Issue 2, p211 

    Tonsillitis, Tumor and many more skin diseases can be detected in its early-state and can be cured. For this a new idea for efficient Gabor filter design with improved data transfer rate, efficient noise reduction, less power consumption and reduced memory usage is proposed in this paper. The...

  • Analysis and Performance Evaluation of PD-like Fuzzy Logic Controller Design Based on Matlab and FPGA. Obaid, Zeyad Assi; Sulaiman, Nasri; Marhaban, M. H.; Hamidon, M. N. // IAENG International Journal of Computer Science;Jun2010, Vol. 37 Issue 2, p146 

    This paper presents an analysis and performance evaluation of the proportional-derivative (PD) fuzzy logic controller design by using Matlab and field programmable gate array (FPGA). The fuzzy logic controller consists of a Fuzzifier, inference engine and Defuzzifier; the Fuzzifier block accepts...

  • Speed Comparison of 16x16 Vedic Multipliers. Pradhan, Manoranjan // International Journal of Computer Applications;May2011, Vol. 21, p16 

    The paper presents the concepts behind the "Urdhva Tiryagbhyam Sutra" and "Nikhilam Sutra" multiplication techniques. It then shows the architecture for a 16×16 Vedic multiplier module using Urdhva Tiryagbhyam Sutra. The paper then extends multiplication to 16×16 Vedic multiplier using...

  • MODIFIKUOTO POŽYMIŲ VAIZDE IÅ SKYRIMO SURF ALGORITMO OBJEKTUI SEKTI REALIUOJU LAIKU Ä®GYVENDINIMAS LAUKU PROGRAMUOJAMOJE LOGINÄ–JE MATRICOJE. Sledevič, Tomyslav // Science: Future of Lithuania;Apr2013, Vol. 5 Issue 2, p74 

    The paper describes the FPGA-based implementation of the modified speeded-up robust features (SURF) algorithm. FPGA was selected for parallel process implementation using VHDL to ensure features extraction in real-time. A sliding 84x84 size window was used to store integral pixels and accelerate...

  • Hardware Implementation of Truncated Multipliers Using Spartan-3AN, Virtex-4 and Virtex-5 FPGA Devices. Rais, Muhammad H. // American Journal of Engineering & Applied Sciences;2010, Vol. 3 Issue 1, p201 

    The article focuses on the comparative study of several devices including Virtex-4, Virtex-5 Field Programmable Gate Array (FPGA) and Spartan-3AN. The devices undergo implementation of standard and truncated multipliers through Very high speed integrated circuit Hardware Description Language...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics