Landau damping in a turbulent setting

Plunk, G. G.
March 2013
Physics of Plasmas;Mar2013, Vol. 20 Issue 3, p032304
Academic Journal
To address the problem of Landau damping in kinetic turbulence, we consider the forcing of the linearized Vlasov equation by a stationary random source. It is found that the time-asymptotic density response is dominated by resonant particle interactions that are synchronized with the source. The energy consumption of this response is calculated, implying an effective damping rate, which is the main result of this paper. Evaluating several cases, it is found that the effective damping rate can differ from the Landau damping rate in magnitude and also, remarkably, in sign. A limit is demonstrated in which the density and current become phase-locked, which causes the effective damping to be negligible; this result offers a fresh perspective from which to reconsider recent observations of kinetic turbulence satisfying critical balance.


Related Articles

  • A new continuum approach for nonlinear kinetic simulation and transport analysis. Zongliang Dai; Yingfeng Xu; Lei Ye; Xiaotao Xiao; Shaojie Wang // Physics of Plasmas;2015, Vol. 22 Issue 2, p1 

    A numerical code based on the I-transform approach is developed to solve the nonlinear Vlasov equation and carry out the transport analysis. The numerical results given by the I-transform approach agree with the conservative semi-Lagrangian approach in the Landau damping case and the...

  • Kappa Distribution Function Effects on Landau Damping in Electrostatic Vlasov Simulation. Yue-Hung Chen; Nishimura, Yasutaro; Chio-Zong Cheng // Terrestrial, Atmospheric & Oceanic Sciences;Apr2013, Vol. 24 Issue 2, p273 

    The non-thermal high-energy electron effects on Langmuir wave-particle interaction are investigated using an initial value approach. A Vlasov-Poisson simulation is employed based on the splitting scheme by Cheng and Knorr (1976). The kappa distribution function is taken as an example of...

  • Landau Damping in Sobolev Spaces for the Vlasov-HMF Model. Faou, Erwan; Rousset, Frédéric // Archive for Rational Mechanics & Analysis;Feb2016, Vol. 219 Issue 2, p887 

    We consider the Vlasov-HMF (Hamiltonian Mean-Field) model. We consider solutions starting in a small Sobolev neighborhood of a spatially homogeneous state satisfying a linearized stability criterion (Penrose criterion). We prove that these solutions exhibit a scattering behavior to a modified...

  • Power-Saving Design Brings DDS Flexibility To Portables. GENTILE, KEN; KEIP, JEFF // Microwaves & RF;Mar2008, Vol. 47 Issue 3, p91 

    The article features the direct digital synthesis (DDS) model AD9913 from Analog Devices which provides the fast-switching and modulation flexibility across a 125-megahertz output bandwidth with phase-locked-loop (PLL)-like low power consumption of only about 50 megawatts. The three key benefits...

  • Digitally Controlled Oscillator with Novel Variable Capacitance NAND Gate. Kumar, Manoj; Arya, Sandeep K.; Pandey, Sujata // IUP Journal of Telecommunications;Nov2012, Vol. 4 Issue 4, p21 

    New Digitally Controlled Oscillator (DCO) structures based on delay cells with novel three-transistor NAND gate are presented in this paper. Two design approaches for new delay cell are presented. Three, five and seven-stage DCO is implemented with the first approach. Further, a four-bit...

  • Untitled. Harney, Austin; Wawrzola, Grzegorz // Electronics Weekly;2/22/2012, Issue 2497, p1 

    The article examines the impact of power management on phase-locked loop (PLL) performance. It is informed that in a PLL, the feedback control loop drives a voltage-controlled oscillator (VCO) in order to make its frequency accurately track a multiple of an applied reference frequency. It is...

  • Untitled.  // Electronics Weekly;2/22/2012, Issue 2497, p14 

    The article presents information on phase-locked loop (PLL), a fundamental building block of modern communication systems. In a PLL, the feedback control-loop drives a voltage-controlled oscillator (VCO) in order to make its frequency accurately track a multiple of an applied reference...

  • A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for High Speed Phase Frequency Detector in 180 nm CMOS Technology. Talwekar, R. H.; Limaye, S. S. // International Journal of VLSI Design & Communication Systems;Oct2012, Vol. 3 Issue 5, p157 

    A high speed low power consumption positive edge triggered Delayed (D) flip-flop was designed for increasing the speed of counter in Phase locked loop, using 180 nm CMOS technology. The designed counter has been used in the divider chip of the phase locked loop. A divide counter is required in...

  • Digital Controlled Oscillator Design with Novel 3 Transistors XOR Gate. Kumar, Manoj; Arya, Sandeep K.; Pandey, Sujata // International Journal of Smart Home;Jan2012, Vol. 6 Issue 1, p1 

    The Digital controlled oscillator (DCO) is the core element of all digital phase locked loop (ADPLL) system. Here, we propose DCO structures with digital control, reduced hardware and low power consumption. Different DCOs are based on ring based topology having 3, 4 & 5 control bits. Number of...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics