TITLE

Intrinsic carrier mobility of multi-layered MoS2 field-effect transistors on SiO2

AUTHOR(S)
Pradhan, N. R.; Rhodes, D.; Zhang, Q.; Talapatra, S.; Terrones, M.; Ajayan, P. M.; Balicas, L.
PUB. DATE
March 2013
SOURCE
Applied Physics Letters;3/25/2013, Vol. 102 Issue 12, p123105
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
By fabricating and characterizing multi-layered MoS2-based field-effect transistors in a four terminal configuration, we demonstrate that the two terminal-configurations tend to underestimate the carrier mobility μ due to the Schottky barriers at the contacts. For a back-gated two-terminal configuration, we observe mobilities as high as 91 cm2 V-1 s-1 which is considerably smaller than 306.5 cm2 V-1 s-1 as extracted from the same device when using a four-terminal configuration. This indicates that the intrinsic mobility of MoS2 on SiO2 is significantly larger than the values previously reported, and provides a quantitative method to evaluate the charge transport through the contacts.
ACCESSION #
86446847

 

Related Articles

  • Fast, low-noise JFET amp is stable over temperature. Tiwari, Shyam Sunder // EDN Europe;Sep2015, p32 

    The article offers information on impact of temperature on Junction gate field effect transistors including temperature dependent gain drift, impedance and temperature isolation.

  • 1200V, 225°C SiC MOSFET.  // EDN Europe;Mar2013, Vol. 3, p42 

    The article offers brief information on the CHT-Neptune high-voltage silicon carbide power switch from Cissoid SA.

  • A miniature microcontroller curve tracing circuit for space flight testing transistors. Prokop, N.; Greer, L.; Krasowski, M.; Flatico, J.; Spina, D. // Review of Scientific Instruments;Feb2015, Vol. 86 Issue 2, p1 

    This paper describes a novel miniature microcontroller based curve tracing circuit, which was designed to monitor the environmental effects on Silicon Carbide Junction Field Effect Transistor (SiC JFET) device performance, while exposed to the low earth orbit environment onboard the...

  • More Electronics: JFETs, MOSFETs, and Current Flow. Noblitt, John // 24x7;Oct2013, Vol. 18 Issue 10, p28 

    The article discusses the electronics-related issues that the healthcare technology management (HTM) professionals should consider to help them in their certification quest. It mentions the reliance of junction field-effect transistor (JFETs) with one type of charge. It notes the different modes...

  • Fabrication and Design of 10 kV PiN Diodes Using On-axis 4H-SiC. Salemi, Arash; Buono, Benedetto; Hallén, Anders; Ul Hassan, Jawad; Bergman, Peder; Zetterling, Carl Mikael; Östling, Mikael // Materials Science Forum;2014, Vol. 778-780, p836 

    10 kV PiN diodes using on-axis 4H-SiC were designed, fabricated, and measured. A lifetime enhancement procedure was done by carbon implantation followed by high temperature annealing to increase lifetime to above 2 μs. The device simulation software Sentaurus TCAD has been used in order to...

  • Influence of Gate Material and Process on Junctionless FET Subthreshold Performance. Riyadi, Munawar A.; Sukawati, Irawan D.; Teguh Prakoso; Darjat // International Journal of Electrical & Computer Engineering (2088;Apr2016, Vol. 6 Issue 2, p895 

    The recent progress of dimension scaling of electronic device into nano scale has motivated the invention of alternative materials and structures. One new device that shows great potential to prolong the scaling is junctionless FET (JLFET). In contrast to conventional MOSFETs, JLFET does not...

  • A Novel Half Bridge Drive Circuit Applied in IGBT Module. Qiuyan Wang; Yan Liu; Ping Xu; Dacheng Luo // Applied Mechanics & Materials;2014, Issue 630-642, p1181 

    A high performance and high voltage half-bridge novel IGBT driver circuit is described in this paper. The module integrates dual insulated driving and special protection circuits. It has high push-pull driving capability, bootstrap power supply technology and is easy for inverter miniature...

  • High-Performance Wrap-Gated InGaAs Nanowire Field-Effect Transistors with Sputtered Dielectrics. Shen, Li-Fan; Yip, SenPo; Yang, Zai-xing; Fang, Ming; Hung, TakFu; Pun, Edwin Y.B.; Ho, Johnny C. // Scientific Reports;11/27/2015, p16871 

    Although wrap-gated nanowire field-effect-transistors (NWFETs) have been explored as an ideal electronic device geometry for low-power and high-frequency applications, further performance enhancement and practical implementation are still suffering from electron scattering on nanowire...

  • Design and Performance Analysis of 1-Bit FinFET Full Adder Cells for Subthreshold Region at 16 nm Process Technology. Abdul Tahrim, ‘Aqilah binti; Chin, Huei Chaeng; Lim, Cheng Siong; Tan, Michael Loong Peng // Journal of Nanomaterials;4/20/2015, Vol. 2015, p1 

    The scaling process of the conventional 2D-planar metal-oxide semiconductor field-effect transistor (MOSFET) is now approaching its limit as technology has reached below 20 nm process technology. A new nonplanar device architecture called FinFET was invented to overcome the problem by...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics