Bridging the Gap Between Design and Manufacturing

van der Wildt, Hein
November 2002
Electronic News;11/25/2002, Vol. 48 Issue 48, p17
Trade Publication
Reports that opportunities for design for manufacturability- (DFM) aware tools can help the gap between the chip designers and the manufacturing engineers. Factor that can help many of DFM issues; Focus of most electronic design automation tool development companies.


Related Articles

  • Programmable Design Productivity. Hansen, Lee; Kalnoskas, Aimee // ECN: Electronic Component News;Sep2002 Part 1 of 2, Vol. 46 Issue 10, p53 

    Offers advice on ensuring programmable logic design productivity. Advantages of using a programmable logic device over an application specific integrated circuits; Advances in implementation and timing closure of programmable design software.

  • Bus-request signal generates logic waveforms. Gadre, Dhananjay; Travis, Bill // EDN;6/20/96, Vol. 41 Issue 13, p87 

    Discusses steps for designing an electronic circuit which generates accurate and repeatable logic sequences. Coupling of an external programmable timer to the bus-request signal of an ADSP-2101; Circuit's relevant bus signals; Resolution achieved by the circuit.

  • Electromagnetic and mechanical design aspects of a high-speed solid-rotor induction machine with no separate copper electric circuit in the megawatt range. Juha Pyrhönen; Janne Nerg; Aki Mikkola; Jussi Sopanen; Tuomo Aho // Electrical Engineering;Jun2009, Vol. 91 Issue 1, p35 

    Abstract  The most crucial electro-magnetic and mechanical design aspects of an integrated electrical-motor–gas-compressor system in high speed and high power operation are presented. The electric motor type considered is a solid-rotor induction motor with properties of which are...

  • TEMPERATURE INSENSITIVE GM-C INTEGRATOR WITH TUNABLE TIME CONSTANT.  // Electronics World;Apr2008, Vol. 114 Issue 1864, p44 

    The article presents a voltage-mode (VM) active-C integrator with advantageous features of temperature insensitiveness and electronic tunability time constant. The circuit has low sensitivities and employs a grounded capacitor which suits the integrated circuit fabrication process. The article...

  • Constraint checking added to chip design.  // Electronics Weekly;4/16/2003, Issue 2095, p8 

    Introduces the SpyGlass, an electronic design automation software from Atrenta. Constraints checking feature of the software.

  • Considering Design Variants to Maximize Process Efficiency. Peloso, John // CircuiTree;Jul2008, Vol. 21 Issue 7, p38 

    The article discusses the need for electronic design automation tools in a multiple variant production environment. Variants are products designed within a family but with a slight variation. Traditional documentation solutions reportedly involve emails, schematic notes and spreadsheets which...

  • Pattern Recognition of Biological Signals. Caparelli, Paulo S.; Costa, Eduardo; Soares, Alexsandro S.; Barbosa, Hip�lito // International Journal of Computational Intelligence;2009, Vol. 5 Issue 4, p309 

    This paper presents an evolutionary method for designing electronic circuits and numerical methods associated with monitoring systems. The instruments described here have been used in studies of weather and climate changes due to global warming, and also in medical patient supervision. Genetic...

  • On the Number of Topological Types Occurring in a Parameterized Family of Arrangements. Basu, Saugata // Discrete & Computational Geometry;Dec2008, Vol. 40 Issue 4, p481 

    Let ${\mathcal{S}}({\mathbb{R}})$ be an o-minimal structure over R, $T\subset {\mathbb{R}}^{k_{1}+k_{2}+\ell}$ a closed definable set, and the projection maps as depicted below: [Figure not available: see fulltext.] For any collection ${\mathcal{A}}=\{A_{1},\ldots,A_{n}\}$ of subsets of...

  • Mentor collaborates with Magma to demonstrate Unified Power Format.  // Electronics Weekly;4/18/2007, Issue 2284, p5 

    The article reports that the Unified Power Format (UPF), which aims to standardise the definition of on-chip power between electronic design automation (EDA) companies, was demonstrated this week at the conference Design, Automation and Test in Europe, held in Nice, France. UPF 1.0 was ratified...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics