TITLE

A Comparative Study on a SOI-CMOS Capacitive Feedback Op-Amp Using different Bias Circuits for High Temperature Application

AUTHOR(S)
Jeongwook Koh; Arasu, Muthukumaraswamy Annamalai; Minkyu Je
PUB. DATE
March 2012
SOURCE
International Proceedings of Computer Science & Information Tech;2012, Vol. 32, p142
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
In this paper, we present comparative study on implementation of 1.0 um SOI-CMOS capacitive feedback op-amps using two different bias circuits, constant-gm bias and constant-current bias circuits for down-hole drilling application among high temperature electronics from 0 °C to 225 °C. Temperature dependence of leakage current and output resistance are investigated for high temperature operation of the op-amp and bias circuits. And the temperature dependence of open-loop ac characteristics of op-amps with two different bias circuits and the temperature dependence of closed-loop ac characteristics of capacitive feedback op-amp using these bias circuits are analyzed in this paper.
ACCESSION #
83362111

 

Related Articles

  • X-FAB Rolls Out Trench-Isolated SOI CMOS Process.  // Electronic News;6/5/2006, Vol. 52 Issue 23, p26 

    The article reports on the introduction of XT06, a 0.6-micrometer silicon-on-insulator (SOI) Complementary Metal Oxide Semiconductors (CMOS) technology with trench isolation, by Erfurt, Germany-based analog/mixed-signal foundry X-FAB Semiconductor Foundries AG to reduce die size by up to 40...

  • Circuit and technique for characterizing switching delay history effects in silicon-on-insulator logic gates. Ketchen, Mark B.; Bhushan, Manjul; Anderson, Carl J. // Review of Scientific Instruments;Mar2004, Vol. 75 Issue 3, p768 

    The delay of a partially depleted silicon-on-insulator complementary metal oxide semiconductor (MOS) logic gate can vary by 10% or more due to history effects. We describe and demonstrate a circuit and measurement technique with which one can measure history effects dominated by either the...

  • Untitled.  // Electronics Weekly;4/7/2010, Issue 2422, p12 

    The article reports on International Business Machines Corp.'s (IBM) collaboration with ARM Ltd. and Cadence Design Systems Inc., for the elimination of silicon-on-insulator (SOI) semiconductor process technology's biggest adoption barrier. It is stated that higher cost and a lack of process...

  • An analytical accumulation mode SOI pMOSFET model for high-temperature analog applications. Houk, Yuri; Iñiguez, Benjamin; Flandre, Denis; Nazarov, Alexei // Semiconductor Physics, Quantum Electronics & Optoelectronics;2006, Vol. 9 Issue 1, p43 

    An accumulation mode SOI pMOSFET model for simulation of analog circuits meant for high-temperature applications is presented in the paper. The model is based on explicit expressions for the drain current with an infinite order of continuity what assures smooth transitions between different...

  • Ultrashallow junctions or ultrathin SOI? Current, M.I.; Bedell, S.W.; Malik, I.J.; Feng, L.M.; Henley, F.J. // Solid State Technology;Sep2000, Vol. 43 Issue 9, p66 

    Outlines the principal issues limiting junction formation for complementary metal oxide semiconductor (CMOS) on bulk silicon and presents an alternative roadmap using silicon-on-insulator (SOI) wafers. Limitations for ultrashallow junctions in bulk silicon CMOS; Types of SOI materials and...

  • Influence of oxygen implantation conditions on the properties of a high-temperature-annealed silicon-on-insulator material. Golanski, A.; Perio, A.; Grob, J. J.; Stuck, R.; Maillet, S.; Clavelier, E. // Applied Physics Letters;11/24/1986, Vol. 49 Issue 21, p1423 

    A silicon-on-insulator (SOI) structure was formed by implanting 150 keV O+ ions into a single-crystal, n-type Si. The substrate temperature during implantation, Ti, was regulated within the range of 450–750 °C. Implanted samples were subsequently annealed at 1300 °C for 2–5 h...

  • Processing scheme creates silicon voids as an alternative to SOI. Bursky // Electronic Design;12/17/99, Vol. 47 Issue 26, p34 

    Describes an alternative to silicon-on-insulator isolation schemes being developed by Tokyo, Japan-based Toshiba Corp. Function of the schemes; Approach adopted by Toshiba to develop the scheme alternative; Limitation of the process.

  • Epi-less bond-and-etch-back silicon-on-insulator by MeV ion implantation. Maszara, W. P.; Pronko, P. P. // Applied Physics Letters;6/17/1991, Vol. 58 Issue 24, p2779 

    Studies a modified approach to silicon-on-insulator (SOI) by bond-and-etch-back technology where a high-energy boron implant was utilized as an etch stop to eliminate the need for an epitaxial layer growth in forming a device film. Method for achieving uniform thinning of a thick film; Wafer...

  • Enhanced dopant activation and elimination of end-of-range defects in BF[sub 2][sup +]-implanted silicon-on-insulator by high-density current. Lin, H. H.; Cheng, S. L.; Chen, L. J.; Chen, Chih; Tu, K. N. // Applied Physics Letters;12/10/2001, Vol. 79 Issue 24, p3971 

    Enhanced dopant activation and elimination of end-of-range (EOR) defects in BF[sup +][sub 2]-implanted silicon-on-insulator (SOI) have been achieved by high-density current stressing. With the high-density current stressing, the implantation amorphous silicon underwent recrystallization,...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics