TITLE

IMPLEMENTATION OF PROGRESSIVE BLOCK CODER FOR IMAGE COMPRESSION SYSTEM USING QUAD-TREE PARTITIONING APPROACH

AUTHOR(S)
Ladhi, Deepali; Khandelwal, Richa
PUB. DATE
February 2012
SOURCE
International Journal of Information Technology Convergence & Se;Feb2012, Vol. 2 Issue 1, p25
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This paper work describes the implementation of Discrete Wavelet Transform based progressive block coder using only quad-tree partitioning approach. The motivation behind this work is from SPECK (Set Partitioning Embedded bloCK) algorithm. It uses set partitioning and significance testing on hierarchical structures of transformed images in a recursive manner. The proposed method simplifies the complexity of the embedded wavelet image coding algorithm by combining both sorting pass and refinement pass. In comparison with other methods, this is simpler to be realized on hardware and has higher compression efficiency. The implementation is done by using TMS320C6713 DSK board. The statistical analysis is done with profile statistic available in Code Composer Studio (CCS) environment. The simulation results obtained in MATLAB environment show that PSNR values are quite improved by lowering threshold values.
ACCESSION #
83005102

 

Related Articles

  • Pest Suicide of Solar Insecticidal Device Based on Buck-Boost Two-Way Converter. Zhikun Wang // International Review on Computers & Software;May2012, Vol. 7 Issue 3, p1352 

    This paper designs a double switch Buck-Boost bi-directional converter. First, the STC12C5412AD MCU hardware is used to design the dynamic time domain model of the Buck-Boost converter. Second, the Matlab7.0/VC++ 6.0 converter is utilized to design and analyze the buck-Boost converter. The...

  • Chaotic Time series Prediction using Wavelet Neural Network. Awad, Mohammed // Journal of Artificial Intelligence: Theory & Application;Jun2010, Vol. 1 Issue 3, p73 

    Time series prediction from a given set of input/output data (I/O) is an important problem in many real applications. This problem consists of the prediction of future values based on past and/or present data. A number of nonlinear techniques, such as RBF neural networks (RBFNs), Wavelet Neural...

  • Simulation Study on Echo Adaptive Interference Cancellation Algorithm. Yanmei Wang; Chengwen Zheng // Journal of Convergence Information Technology;Feb2013, Vol. 8 Issue 3, p1 

    4 adaptive echo interference cancellation algorithms including LMS, NLMS, Sign-LMS and Frequency-domain Block LMS are proposed in connection with echo interference problem which widely exists in various communication channels. Also, simulation study was carried out for these 4 algorithms. PSD...

  • Different Approaches to Parallelization of Vector Assembly. BOŠANSKÝ, Michal; PATZÁK, Bořek // Applied Mechanics & Materials;2016, Vol. 821, p341 

    Recent developments in computer hardware bring in new opportunities in numerical modelling. Traditional simulation codes run sequentially on computers with a single processing unit, where only one instruction can be processed at any moment in time. The performance of single processing units is...

  • EVOLUTIONARY SIMULATION-BASED VALIDATION. Corno, Fulvio; Reorda, Matteo Sonza; Squillero, Giovanni // International Journal on Artificial Intelligence Tools;Dec2004, Vol. 13 Issue 4, p897 

    This paper describes evolutionary simulation-based validation, a new point in the spectrum of design validation techniques, besides pseudo-random simulation, designer-generated patterns and formal verification. The proposed approach is based on coupling an evolutionary algorithm with a hardware...

  • Particle Methods on Multicore Architectures: Experiences and Future Plans. Schiller, Annika; Sutmann, Godehard; Martinell, Luis; Bellens, Pieter; Badia, Rosa // AIP Conference Proceedings;9/30/2010, Vol. 1281 Issue 1, p1797 

    The requirement of high performance and memory for computer simulations is still growing. Due to hardware constraints like power consumption, heat dissipation and other physical limitations the development trend in high performance computing (HPC) tends to multicore design patterns. As new...

  • FBA-SimVis: interactive visualization of constraint-based metabolic models. Grafahrend-Belau, Eva; Klukas, Christian; Junker, Björn H.; Schreiber, Falk // Bioinformatics;Oct2009, Vol. 25 Issue 20, p2755 

    Summary: FBA-SimVis is a VANTED plug-in for the constraint-based analysis of metabolic models with special focus on the visual exploration of metabolic flux data resulting from model analysis. The program provides a user-friendly environment for model reconstruction, constraint-based model...

  • Fusing Hardware and Simulation Test Bench Development with Virtual Prototyping Techniques. Purtell-Tappen, Colleen; Mitchell, Donna // ECN: Electronic Component News;Sep2000, Vol. 44 Issue 10, p155 

    Comments on techniques in combining hardware and computer simulation testing with virtual prototyping approaches. Factors to consider in verifying hardware; Comparison of simulations; Determination of PG stimulus generation.

  • Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform. Babu, M. Suresh; Babu, K. Ashok; Pillai, G. Kesavan // Advances in Computational Sciences & Technology;Jun2010, Vol. 3 Issue 2, p137 

    This brief presents a novel very large-scale integration (VLSI) architecture for discrete wavelet packet transform (DWPT). By exploiting the in-place nature of the DWPT algorithm, this architecture has an efficient pipeline structure to implement high-throughput processing without any on-chip...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics