Comparison of Three Techniques for Leakage Current Minimization in CMOS VLSI Circuit in 90 nm Technology

Mukherjee, Debasis; Reddy, B. V. R.; Perveen, Gulnar; Kumar, Niti; Noor, Arti
November 2010
International Journal on Recent Trends in Engineering & Technolo;Nov2010, Vol. 4 Issue 4, p162
Academic Journal
Today VLSI circuit fabrication technology has reached in nanometer dimension. When CMOS technology superseded BJT technology, very low leakage current was one of the main advantages for CMOS circuits. But in nm range, as threshold voltage, channel length, and gate oxide thickness are reduced, leakage current issue is becoming one of the major problems. On the other side, due to huge use of portable devices, low power circuit is in high demand. In this paper simulation results of single cell SRAM are shown. Three different techniques are tested by 90 nm technology file on Cadence platform. Leakage current has significantly reduced from nA range to pA range after applying the techniques.


Related Articles

  • NOVEL SLEEP TRANSISTOR TECHNIQUES FOR LOW LEAKAGE POWER PERIPHERAL CIRCUITS. Rajani, H. P.; Kulkarni, Srimannarayan // International Journal of VLSI Design & Communication Systems;Aug2012, Vol. 3 Issue 4, p81 

    Static power consumption is a major concern in nanometre technologies. Along with technology scaling down and higher operating speeds of CMOS VLSI circuits, the leakage power is getting enhanced. As process geometries are becoming smaller, device density increases and threshold voltage as well...

  • Replacement of High-purity Copper Target by High-purity Copper Alloy Target in Very Large Scale Integrated Circuit. Yan Gao; Xiu Liu; Jinjiang He; Hao Zeng; Xiaodong Xiong; Yue Wang // Materials Science Forum;2016, Vol. 848, p430 

    With the development of semiconductor technology, the size of complementary metal oxide semiconductor (CMOS) devices has been scaled down to nanoscale dimensions. The technology of copper interconnection is the mainstream technology, so the request of the copper target is more and more rigor....

  • An Algorithm for Leakage Power Reduction through IVC in CMOS VLSI Digital Circuits. Prasad Done, Manikya Vara; Panwar, Uday; Khare, Kavita // International Journal of Computer Applications;May2014, Vol. 94, p24 

    Leakage current in CMOS circuits can be controlled at the circuit level and at the device level as well. One of the circuit level control techniques is the Input Vector Control (IVC). By using IVC, leakage power consumption of a circuit can be reduced in the sleep state. In this paper, an...

  • Leakage Mitigation in Nanoscale CMOS VLSI Circuits. Deshmukh, Jyoti; Khare, K. // International Journal of Applied Engineering Research;2010, Vol. 5 Issue 12, p2143 

    Low-power consumption in high performance VLSI circuits is highly desirable aspect as it directly relates to battery life, reliability, packaging, and heat removal costs .With the continuous trend of technology scaling, leakage power is becoming major contributor to the power consumption in CMOS...

  • Charge-sharing scheme restrains power drain for speedy circuits. Bursky, Dave // Electronic Design;02/22/99, Vol. 47 Issue 4, p30 

    Reports on the introduction of a technique where a new charge-sharing scheme lowers the voltage swing on heavily loaded lines in high-performance/low-power very large scale integration circuits during the 1999 IEEE International Solid-State Circuits Conference. Use of dynamic complementary...

  • A Fast Dynamic 64-bit Comparator with Small Transistor Count. Wang, Chua-Chin; Hsueh, Ya-Hsin; Wu, Hsin-Long; Wu, Chih-Feng // VLSI Design;Jul2002, Vol. 14 Issue 4, p389 

    In this paper, we propose a 64-bit fast dynamic CMOS comparator with small transistor count. Major features of the proposed comparator are the rearrangement and re-ordering of transistors in the evaluation block of a dynamic cell, and the insertion of a weak n feedback inverter, which helps the...

  • Giga bit per second Differential Scheme for High Speed Interconnect. Narula, Mandeep Singh; Rakheja, Pankaj; Rana, Charu // International Journal of VLSI Design & Communication Systems;Feb2012, Vol. 3 Issue 1, p35 

    The performance of many digital systems today is limited by the interconnection bandwidth between chips. Although the processing performance of a single chip has increased dramatically since the inception of the integrated circuit technology, the communication bandwidth between chips has not...

  • UNIVERSAL ROTATE INVERT BUS ENCODING FOR LOW POWER VLSI. Bhat M., Shankaranarayana; Jahnavi, D. Yogitha // International Journal of VLSI Design & Communication Systems;Aug2012, Vol. 3 Issue 4, p97 

    Power dissipation is an important design constraint in today's CMOS VLSI design and is addressed widely by the researchers across the globe. Switching activity is one of the factors that affect dynamic power in a chip and several publications have suggested various techniques to reduce the same....

  • Current Folded RF mixer design for 10.5 GHz, using 0.18μm CMOS technology. Vyas, Archana O.; Belorkar, Ujwala A. // International Journal of Research & Reviews in Computer Science;Mar2011, Vol. 2 Issue 2, p572 

    This paper present area efficient design for 10.5 GHz Current Folded RF mixer using 0.18μm CMOS technology. VLSI Technology includes process design, chip fabrication, circuit design in vision to optimize the power & area to design small circuits with linearity & low noise. The proposed mixer...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics