TITLE

Performance Evaluation of Hybrid Reconfigurable Computing Architecture over Symmetrical FPGA

AUTHOR(S)
Singh, Sunil Kr.; Singh, R. K.; Bhatia, M. P. S.
PUB. DATE
September 2012
SOURCE
International Journal of Embedded Systems & Applications;Sep2012, Vol. 2 Issue 3, p107
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
For last few decades, reconfigurable devices have been extensively used in digital systems. Reconfigurable computing using FPGA devices provide a method to utilize the available logic resources on the chip for various computations. The basic ability of reconfigurable computing is to perform computations in hardware to increase performance, while retaining the flexibility of application software. The two main types of programmable logic devices, field-programmable gate arrays (FPGA) based on LUTs technology and complex programmable logic device (CPLD) based on PLAs technology. They are both widely used and each contributing particular strengths in the area of reconfigurable system design. We identified Hybrid LUTs/PLAs architectures as Hybrid Reconfigurable Computing Architectures (HRCA). The purpose of this paper is to evaluate the performance of HRCA over regular FPGA device for reconfigurable computing by mixing of Look up tables (LUTs) and Programmable logic arrays (PLAs) architecture. The basis of the HRCA is that some parts of digital circuits are well-suited for execution with LUTs, but other parts help more from the PLAs structures. For several classes of high performance applications, HRCA offers significant savings in total computational delay comparison with a symmetrical FPGA which contain only LUTs. It also offers some improvements in logical area and power consumption. Experimental results based on MCNC benchmark circuit were performed on implemented HRCA CAD and compare between HRCA and symmetrical FPGA. Initially results indicate that noteworthy saving in computational delay and logic area of HRCA over symmetrical FPGA.
ACCESSION #
82442404

 

Related Articles

  • FPGA-physical-synthesis tool knows the fastest routes. Santarini, Michael // EDN;12/16/2005, Vol. 50 Issue 26, p20 

    The article introduces the field programmable gate array (FPGA)-physical-synthesis tool Synplify Premier developed by Synplicity. According to the company, this tool has the ability to deliver a 5 to 20 percent performance improvement through the utilization of its inside knowledge of FPGA...

  • Design and Implementation of an Asynchronous Controller for FPGA Based Biosignal Processing.  // International Journal of Computer Applications;Jul2010, Vol. 4, p32 

    The article discusses a study regarding the design and implementation of an asynchronous controller for field programmle gate arrays (FPGA) based biosignal processing. The study proposes two controller architectures to regulate the data flow between asynchronously pipelined stages. It also...

  • LOW-COST FPGAS SPIN OUT HIGH PERFORMANCE. Bursky, Dave // Electronic Design;7/19/2004, Vol. 52 Issue 16, p0 

    Evaluates the Cyclone II series of field programmable gate arrays from Altera Corp.

  • Turn FPGAs Into "Key" Players In The Cryptographics Field. Yu, Mandel // Electronic Design;7/9/2009, Vol. 57 Issue 14, p47 

    The article discusses the benefits brought by physical-unclonable-function (PUF) circuits in enabling keyed applications of field programmable gate arrays (FPGA). PUF circuits have the capability of determining certain signatures that are unique to a semiconductor's fabrication variations,...

  • FPGA-to-PCB System Designs. Wiens, David // Advanced Packaging;Jan2006, Vol. 15 Issue 1, p30 

    The article discusses the relationship between field programmable gate arrays (FPGA) and printed circuit boards (PCB). FPGA and PCB teams are often independent arms of the engineering organization. FPGA and PCB designers must frequently communicate each other for further changes to achieve...

  • Improving 90nm FPGA chips with an alternating phase-shift mask. Ho, Jonathan; Chacko, Manoj; Panaite, Petrisor // Microlithography World;Nov2006, Vol. 15 Issue 4, p12 

    The article discusses how to improve nonphase-compliant 90 nanometer field-programmable gate arrays (FPGA) using dark field, double exposure alternating phase-shift gate mask (Alt-PSM). The FPGA yield and performance are improved by reducing its width and line-end shortening. Implementing the...

  • Tools expand support for CPLD and FPGA development. Moretti, Gabe; Granville, Fran // EDN;11/25/2004, Vol. 49 Issue 24, p22 

    This article highlights the addition of a Joint Test Action Group (JTAG) interface to the Nexar system of Altium. The addition of the JTAG port enables engineers to use their field programmable gate array (FPGA)-development boards to interactively design and debug digital systems. The universal...

  • FPGA soft cores reach 200 MIPS. Prophet, Graham // EDN Europe;Jul2004, Vol. 49 Issue 7, p10 

    Features Altera's second-generation soft-core-embedded Nios II field programmable gate array (FPGA) processor. Target usage models; Availabile versions of the system; Capabilities and uses of Nios.microprocessors

  • VIRTEX-4 MAKES ITS ENTRANCE. Prophet, Graham // EDN Europe;Jul2004, Vol. 49 Issue 7, p10 

    Features Xilinx's Virtex-4 series of field programmable gate arrays (FPGA). Application-specific-modular-block (ASMBL) architecture of the system; Virtex-4 models; Speed performance.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics