Mathurkar, Piyush K.; Mali, Madan B.
September 2012
International Journal of Embedded Systems & Applications;Sep2012, Vol. 2 Issue 3, p67
Academic Journal
A CMOS 8-bit binary type current steering Digital to Analog Converter DAC with dynamic random return to zero technique to improve dynamic performance is presented in this paper. Current steering DAC has advantage of constant output impedance and high conversion rate. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Integral Non Linearity (INL) and Differential Non Linearity (DNL) performance parameter is done. Chip layout consumes 57 mW power and 5483 (µm)² area.


Related Articles

  • Column Address Strobe.  // Network Dictionary;2007, p108 

    An encyclopedia entry about "Column Address Strobe" (CAS) is presented. CAS is a signal or strobe sent by the processor to a dynamic random access memory (DRAM) circuit to accept the given column address. To select a bit within the DRAM, the CAS is used with Raw Address Strobe. Under DRAM, data...

  • Row Address Strobe.  // Network Dictionary;2007, p420 

    A definition of the term "Row Address Strobe" is presented. It refers to a signal sent by the processor to a dynamic random access memory (DRAM) circuit to tell it that an associated address is a row address. Data stored in DRAM are arranged in a series of rows and columns. Each cell where a...

  • Detail Enhancement for High Dynamic Range Images Rendering Based on Multi-level Decomposition. Hua Wang; Hui Zhang; Jianzhong Cao; Zuofeng Zhou; Lei Yang; Xiaodong Zhao; Long Ren // Applied Mechanics & Materials;2014, Issue 543-547, p2600 

    Various tone reproduction operators have been proposed to display high dynamic range images on low dynamic range (LDR) devices. Many recent computational photography techniques decompose an image into a piecewise smooth base layer, containing large scale variations in intensity, and a residual...

  • Thanks For The Memory. Wong, Bill // Electronic Design;5/21/2009, Vol. 57 Issue 10, p29 

    The article examines several computer storage devices for central processors, which done most of the data processing. These include random access memory (RAM), dynamic random access memory (DRAM) and multilevel-cell (MLC) flash memory. Details about the applications of these storage devices are...

  • Untitled.  // Electronics Weekly;3/7/2012, Issue 2498, p32 

    A blog related to the dynamic random access memory (DRAM) industry, is presented.

  • In-depth: DRAM and silicon packaging.  // Electronics Weekly;8/26/2009, Issue 2395, p19 

    The article discusses the dynamic random access memory (DRAM) technology for SOC designers posted on this journal's website.

  • DRAM stats spell eclipse of the PC.  // Electronics Weekly;9/26/2012, Issue 2521, p6 

    The article presents information related to changing usage of Dynamic Random-Access Memory (DRAM), whose use in personal computer is expected to decrease by 46% in the second half of 2012.

  • Optimized material solutions for advanced DRAM peripheral transistors (Phys. Status Solidi A 2∕2016). Spessot, Alessio; Ritzenthaler, Romain; Schram, Tom; Horiguchi, Naoto; Fazan, Pierre // Physica Status Solidi. A: Applications & Materials Science;Feb2016, Vol. 213 Issue 2, p484 

    High‐k dielectrics combined with metal gate (HKMG) represent the only way to meet the low leakage/high performance specifications for peripheral transistors required by the next‐generation nodes of DRAM. Significant performance improvement and internal operating voltage reduction can...

  • High-speed, low-density CMOS SDRAM.  // EDN Europe;Mar2013, Vol. 3, p43 

    The article offers brief information on the AS4C1M16S high-speed complementary metal oxide semiconductor (CMOS) synchronous dynamic random access memory (SDRAM) from Alliance Memory Inc.


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics