TITLE

The Design of High Performance Asynchronous Pipelines with Quasi Delay Insensitive

AUTHOR(S)
Jayanthi, D.; Rajaram, M.
PUB. DATE
August 2012
SOURCE
International Journal of Computer Applications;8/15/2012, Vol. 52, p35
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
VLSI Design looking towards to solve design constructions that arises when using clock pulses. The majority of the constrains can be overcome by using asynchronous logic, additionally synchronous circuits has some inherent advantages over synchronous counterparts. This paper demonstrates the design of efficient asynchronous pipelines for some standard logic circuits and medium scale integration (MSI) circuits. The performance analysis of various templates is designed for different standard logics and MSI circuits. The QDI templates are highly tolerant of process variations due to the up and down transitions are sensed. QDI circuits are quite robust in terms of process variations and design tolerances. In this work, expose a timing assumption used in staticizers for QDI logic and apply it to other parts of circuits. Goal of this work is to optimize circuits with respect to area and power while maintaining the robustness.
ACCESSION #
82151378

 

Related Articles

  • A Reconfigurable Switch Architecture to Enhance Reliability of Network-on-Chips. Shirmohammadi, Z.; Jalal, M.; Patooghy, A.; Miremadi, S. G. // International Conference on Real-Time & Embedded Systems;Nov2010, pR-98 

    Switches and communication links of Network on Chips (NoCs) are highly vulnerable to transient faults due to the use of nano-scale VLSI technologies in fabrication of NoCs. This paper proposes a reconfigurable switch architecture which is capable of operating in four configurations with...

  • An Analog VLSI Architecture for High Speed, Low Power Object Tracking. Habibi, Mehdi; Sayedi, Masoud // International Journal of Distributed Sensor Networks;Nov/Dec2009, Vol. 5 Issue 6, p675 

    Using a two-dimension array of MOSFET switches, a robust, high speed object tracking CMOS sensor is presented. The edges of the image scene are extracted by the in-pixel differential comparators and a region (object) of interest, which is selected by the user, is segmented using the switch...

  • Accurate Coupling-centric Timing Analysis Incorporating Temporal and Functional Isolation. Arunachalam, Ravishankar; Blanton, Ronald Deshawn; Pileggi, Lawrence T. // VLSI Design;Nov2002, Vol. 15 Issue 3, p605 

    Neighboring line switching can contribute to a large portion of the delay of a line for today's deep submicron designs. The impact of this switching on delay is usually estimated by scaling the coupling capacitances (often by a factor of 2) and modeling them as grounded. This simple approach has...

  • TEST POWER OPTIMIZATION WITH REORDERING OF GENETIC TEST VECTORS FOR VLSI CIRCUITS. Singh, Balwinder; Narang, Sukhleen Bindra; Khosla, Arun // Acta Technica Napocensis. Electronica-Telecomunicatii;2012, Vol. 53 Issue 2, p1 

    Power optimization is one of the important challenges in VLSI circuit for testing engineers. Larger power dissipation becomes the reason for overheating and with every increase in 10°C in operating temperature, failure rates for the component on a chip doubles. Power dissipation is directly...

  • Design and Analysis of Reduced Test Power in Scan Based Design. Sowmiya, G.; Saravanan, S.; Vijaysai, R. // International Journal of Engineering & Technology (0975-4024);Apr/May2013, Vol. 5 Issue 2, p692 

    Low power VLSI testing is indispensible in switching components and number of hardware/software-based techniques has been still developed to minimize the dynamic power dissipation. In earlier days, primary concerns of VLSI design were focused in area, performance, cost and reliability. But in...

  • Synopsys Donates Low-Power Technology. Mutschler, Ann Steffora // Electronic News;9/25/2006, Vol. 52 Issue 39, p42 

    The article reports on the decision of design software provider Synopsys Inc. to donate its key power management technology, to the Accellera standards organization. Synopsys would be donating its power management commands, SystemVerilog, VHDL constructs and the Switching Activity Interchange...

  • WHAT'S ALL THIS WIRELESS STUFF, ANYHOW? Pease, Bob // Electronic Design;9/15/2005, Vol. 53 Issue 20, p22 

    Presents information related to the wireless communication systems. Role of National Semiconductor Corp. as a major provider of digital very large scale integration chips; Use of switching regulators to pump voltages up to go into LEDs and backlights for various displays; Utility of temp sensors.

  • New Design for HLFF and iP-DCO Flip-Flop Suitable for High-Performance and Low-Power VLSI Applications. Tripathi, Ram Racksha; Prakash, S. G. // World Applied Sciences Journal;2014, Vol. 32 Issue 7, p1334 

    New designs for Hybrid latch flip-flip (HLFF) and implicit-pulsed data-close-to-output (ip-DCO) flipflop circuits are proposed to improve the redundant switching activity, speed and power as these flip-flop circuits are basic building blocks of many timing elements. This paper evaluates and...

  • DLPA: Discrepant Low PDP 8-Bit Adder. Ghadiry, Mahdiar; Nadi, Mahdieh; A'Ain, Abu // Circuits, Systems & Signal Processing;Feb2013, Vol. 32 Issue 1, p1 

    This paper presents a new 8-bit adder circuit, called discrepant low PDP 8-bit adder (DLPA) based on three new full adder cells, which have been designed based on requirements of different positions in each 8-bit adder circuit. In order to design the full adder cells, a new and general method...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics