TITLE

An approach to minimizing the interpretation overhead in Dynamic Binary Translation

AUTHOR(S)
Chen, Wei; Chen, Dan; Wang, Zhiying
PUB. DATE
September 2012
SOURCE
Journal of Supercomputing;Sep2012, Vol. 61 Issue 3, p804
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Dynamic Binary Translation (DBT) has been widely utilized to convert binary code for one Instruction Set Architecture (ISA) to another at run-time and optimize the code when necessary. A two-stage strategy often applies to DBT, which handles hot code and cold code separately using translation and interpretation respectively to ensure execution efficiency. However, an excessively high overhead of interpretation remains to be tackled. It has been observed that interpretation usually involves a large number of redundant redecoding operations. This paper introduces an approach, namely Decoded Instruction Cache (DICache), which caches the information of the interpreted instructions in the history and attempts to reuse the information as much as possible in the future. Performance benchmark has been carried out with the software and the hardware implementations of DICache. The experimental results indicate that DICache can significantly remove the redundancy of redecoding operations, and this results in a dramatic decline of interpretation overhead.
ACCESSION #
78437656

 

Related Articles

  • Programming ISP Devices. VanNewkirk, John // SMT: Surface Mount Technology;Jul2006, Vol. 20 Issue 7, p18 

    The article focuses on programming data into ISP devices. It mentions that the first variables that affect the data-programming strategy include the type of data to be stored and types of devices used in the end-product. It also discusses the advantages and disadvantages of various types of...

  • Offline Internet. Castelluccio, Michael // Strategic Finance;Nov2005, Vol. 87 Issue 5, p55 

    The article presents information on a computer program designed to download websites in a much more efficient and flexible way called WebCopier from MaximumSoft Corp. WebCopier is a tool for those looking to analyze the structure and content of a website without the security risks that can be...

  • ASSEMBLER DESIGN TECHNIQUES FOR A RECONFIGURABLE SOFT-CORE PROCESSOR. MD SALIM, SANI IRWAN; SULAIMAN, HAMZAH ASYRANI; JAMALUDDIN, NOR RAHIMAH; SALEHUDDIN, LIZAWATI; SHAH ZAINUDIN, MUHAMMAD NOORAZLAN; YEWGUAN SOO // Journal of Theoretical & Applied Information Technology;Jun2014, Vol. 64 Issue 2, p461 

    The reconfigurable processor design which utilizes platform such as Field Programmable Gate Array (FPGA) has offered several advantages in minimizing the non-recurring engineering cost and to reduce the time-to-market for processor-based products. However, when any modification is made to the...

  • .....switching email.  // Australian Personal Computer;Dec2004, Vol. 24 Issue 12, p15 

    The article presents information about technological developments in electronic mail massages. To the bright spark who designed ISP email services — take a bow. Email addresses are one of the last obstacles to changing your Internet provider. Because you can't take them with you if you're...

  • P-Cube guards against 'spam zombies'  // CED;Nov2004, Vol. 30 Issue 11, p12 

    This article reports that P-Cube Inc. has unveiled a programmable service control platform designed to give ISPs the ability to detect and quarantine so-called spam zombies. P-Cube, which is in the process of being acquired by Cisco Systems Inc. for $200 million, said it added the new abilities...

  • Using Event-B to construct instruction set architectures. Wright, Stephen; Eder, Kerstin // Formal Aspects of Computing;Jan2011, Vol. 23 Issue 1, p73 

    The instruction set architecture (ISA) of a computing machine is the definition of the binary instructions, registers, and memory space visible to an executable binary image. ISAs are typically implemented in hardware as microprocessors, but also in software running on a host processor, i.e....

  • DSP Extensions Turn MIPS CPUs Into Media Stars.  // Electronic Design;10/18/2004, Vol. 52 Issue 23, p36 

    The article informs that by adding DSP hardware extensions to the MIPS instruction-set architecture boosts CPU throughput by up to 300% when handling signal-processing algorithms for audio and video applications. The improved DSP throughput, coupled with the CPU's ability to seamlessly integrate...

  • Achieving spilling-friendly register file assignment for highly distributed register files. Lu, Chia-Han; Shih, Wen-Li; Wu, Chung-Ju; Lee, Jenq // Journal of Supercomputing;Sep2014, Vol. 69 Issue 3, p1342 

    Distributed register file architectures divide registers into multiple sets, and it follows that the register files could be small. This can increase the frequency of spilling if register allocation encounters high register pressure, which will reduce the performance. That is, there is extra...

  • Clock Optimization Method in The Digital Zooming of The Image Signal Processing System. Dong Li; Xiaoli Wang; Simon Chi; Changrui Zhao; Bin Yang // Advanced Materials Research;2014, Vol. 981, p315 

    We address the problem of producing an enlarged picture from a given digital image (zooming). We propose a method that tries to take into account the difficulty to apply the very fast clock in the digital zooming unit of an ISP system. The ISP system hardware is realized in the FPGA and the...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics