TITLE

Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip network

AUTHOR(S)
Lin, Jing; Lin, Xiaola
PUB. DATE
September 2012
SOURCE
Journal of Supercomputing;
SOURCE TYPE
DOC. TYPE
Article
ABSTRACT
A power and latency efficient scheme for on-chip network communication is presented and its performance is analyzed. This new scheme is designed for a general architecture with a buffered/bufferless router (BR/BLR), which eliminates buffers in the majority of routers to achieve power efficiency while keeping buffers in a few routers to facilitate various desirable services and to reduce latency. Extensive simulation shows that the proposed scheme performs better than purely bufferless as well as buffered approach under different synthetic traffic patterns.
ACCESSION #
78437649

 

Related Articles

  • 802.11n: is it worth it?  // Australian PC User;Oct2008, Vol. 20 Issue 10, p38 

    The article provides an answer to a question whether 802.11n is worthwhile as a router.

  • TEST YOUR NETWORK.  // APC (Bauer Media Group);Mar2011, Vol. 31 Issue 3, p79 

    The article presents information on how to check the current network settings to test the system's compatibility with the latest Windows features.

  • The great afterthought: Your broadband router. Tollly, Kevin // Network World;11/20/2006, Vol. 23 Issue 45, p29 

    The article offers instructions on how to gain access to a broadband router.

  • Router Booter.  // Micro Mart;1/9/2014, Issue 1293, p91 

    The article presents an answer to a question regarding the performance of a Belkin router.

  • RUSHING ATTACK MITIGATION IN MULTICAST MANET (RAM3). Albert Rabara, S.; Vijayalakshmi, S. // International Journal of Research & Reviews in Computer Science;Dec2010, Vol. 1 Issue 4, p131 

    An ad hoc network is a collection of mobile computers (or nodes) that cooperate to forward packets for each other to extend the limited transmission range of each node's wireless network interface. A routing protocol in such a network finds routes between nodes, allowing a packet to be forwarded...

  • Area Efficient Design of Routing Node for Network-on-Chip. Maroofi, Rehan; Nitnaware, Vilas; Limaye, Shyam // International Journal of Computer Science Issues (IJCSI);Jul2011, Vol. 8 Issue 4, p546 

    Network-on-Chip (NoC) is a paradigm proposed to satisfy the communication demands of future Systems-on-Chip (SoC). The main components of an NoC are the network adapters, routing nodes, and network interconnect links. Reducing area and power consumption has higher priority in the case of on-chip...

  • NIP Technology.  // Broadcast Engineering;Nov2011, Vol. 53 Issue 11, p69 

    The article offers brief information on PENTA 725 audio router from NTP Technology AS.

  • Tech Traders.  // MicroScope;2/5/2007, p7 

    The article evaluates the D-Link DSI-924 Wireless Router Kit.

  • MiFi on steroids.  // APC (Bauer Media Group);May2012, Vol. 32 Issue 5, p9 

    The article evaluates the MiFi portable compact routers.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics