TITLE

A Simultaneous Implementation of Message Encoding using LSB Stegnography & Image Compression using Lifting Scheme on FPGA

AUTHOR(S)
Jondhale, S. R.; Ansari, A. H.
PUB. DATE
April 2012
SOURCE
International Journal of Computer Applications;Apr2012, Vol. 43, p40
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
The data in digital images can be manipulated to some extend without being detected by human eyes. An example of such manipulations is insertion of secret information which is often referred to as information hiding. In this research we embedded the secret text data in spatial domain of a given 8 bit gray scale image followed by image compression using IWT on hardware Spartan III(XC3S200TQ144-4). A successful information hiding should result in the undistinguishable Stego image to be transmitted via internet as well as the extraction of the hidden data from this Stego image with high degree of data integrity. This research provides a hardware solution for data hiding in 8 bit gray scale image using wellknown LSB Image Stegnography technique, followed by image compression using IWT so as to efficiently utilize network bandwidth for high speed operation. Also it is noticed that at receiver side using Reverse IWT both original image as well as hidden data can be successfully extracted. The design architecture when implemented on FPGA Spartan offers a processing time of just 19.11 Sec for 128*128 gray scale image of bit depth 8 bits which might give an impulse for the researchers to a very fast, programmabale & cost effective hardware solution in the area of Secure Communication.
ACCESSION #
76914075

 

Related Articles

  • Multiwavelet-based Image Compression Using Human Visual System Model. Aili Wang; Shaoliang Meng // International Proceedings of Computer Science & Information Tech;2012, Vol. 53, p189 

    Multiwavelet has some important properties such as orthogonality, symmetry, and short support, which make up for the shortcoming of scalar wavelet. In this paper, we consider the problem of improving the performance of multiwavelet-based image coders combining human visual system (HVS). By...

  • A Survey on Fractal Image Compression Key Issues. Koli, N. A.; Ali, M. S. // Information Technology Journal;2008, Vol. 7 Issue 8, p1085 

    This study is a survey of existing fractal coding methods and approaches, which highlights the solution to the key and open issues in the fractal coding. In addition, the possible approaches from encoding time optimization point of view are discussed. This study can be useful for the beginners...

  • Image compression system using data re-ordering technique. Ng, K.S.; Cheng, L.M. // Electronics Letters;7/10/2003, Vol. 39 Issue 14, p1046 

    Context modelling plays an important role in a lossless image compression system. Described is a data re-ordering technique, as a better alternative for the context modelling. The computation and memory complexity in the proposed technique are greatly reduced with a small per cent (<3% worse...

  • Lossy-to-Lossless Compression of Hyperspectral Image Using the 3D Set Partitioned Embedded ZeroBlock Coding Algorithm. Ying Hou // Journal of Software Engineering & Applications;Jul2009, Vol. 2 Issue 2, p86 

    In this paper, we propose a three-dimensional Set Partitioned Embedded ZeroBlock Coding (3D SPEZBC) lossy-to-lossless compression algorithm for hyperspectral image which is an improved three-dimensional Embedded ZeroBlock Coding (3D EZBC) algorithm. The algorithm adopts the 3D integer wavelet...

  • VLSI Circuits, Systems, and Architectures for Advanced Image and Video Compression Standards. Martina, Maurizio; Shafique, Muhammad; Norkin, Andrey // VLSI Design;Jan2012, p1 

    The article explores the development of very large scale integrated (VLSI) circuits and architectures for advanced image and video compression standards. The Joint Collaborative Team on Video Coding issued the high efficiency video coding (HEVC) as the ultimate standard for video compression....

  • hardware directory.  // Electronic Design;2/4/2002, Vol. 50 Issue 3, p58 

    Lists system-on-core or embedded processor technologies and vendors as of February 4, 2002. ARM architecture supported by ARM Ltd.; MIPS architecture pushed by MIPS Technology; PowerPC technology supported by Motorola and IBM Corp.; Configurable cores ARCtangent supported by ARC Cores and...

  • New Embedded Architectures Bring Powerful Machine Vision Capabilities to Semiconductor Inspection Processes. Colet, Philip // ECN: Electronic Component News;Nov2002, Vol. 46 Issue 12, p13 

    Explains why embedded computer architecture systems are superior in bringing machine vision capabilities to semiconductor inspection processes. Description of the capabilities of the new generation high-speed scalable embedded vision systems; Advantages of embedded vision for sub-micron...

  • X86-based devices take on RISC in embedded use. Goodrich, Floyd // Electronic News;09/15/97, Vol. 43 Issue 2185, p64 

    Focuses on the use of the x86-based processors and controllers in embedded system development. Requirements in embedding the x86 architecture; Factors contributing to the acceptance of x86 architecture in embedded systems; Major vendors supporting x86 architecture.

  • Tame those artifacts. Cugnini, Aldo // Broadcast Engineering (World Edition);Feb2007, Vol. 49 Issue 2, p20 

    The article offers information on how video and audio compression creates artifacts. Discrete cosine transform (DCT) and quantization are the two leading elements that cause artifacts in video transform coding. The edges of the pixel boxes become visible when the coarseness of the quantization...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics