TITLE

Network Security: To Be Secure or Not To Be. .

AUTHOR(S)
Hussain, Syed Saulat
PUB. DATE
October 2002
SOURCE
Electronic News;10/28/2002, Vol. 48 Issue 44, p19
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Discusses the problems posed by different technologies in computer network security. Way to achieve multigigabit performance and throughput; Approach for avoiding computer network system design; Features of field programmable gate arrays.
ACCESSION #
7678520

 

Related Articles

  • FPGA Implementation of Enhanced ABR Protocol with Auto Defense Towards Malicious Node in MANETs. Kumar, Anitha Vijaya; Jeyapol, Akilandeswari; Gowdo, Rohith // Internal Security;Jul-Dec2012, Vol. 4 Issue 2, p137 

    Mobile nodes are self-organizing and adaptive, changes link in unpredictable manner. When a network is formed by such nodes it can be termed as MANETs which can be abbreviated as Mobile AD-Hoc Networks. The main characteristic of such networks is lack of any fixed infrastructure like base...

  • FPGA implements X.50 Division 3 recommendation. Travis, Bill; Swager, Ann Watson; Martinez, Andres // EDN Europe;Apr2000, Vol. 45 Issue 4, p83 

    Proposes design which uses five delay cells and an XOR gate to configure the data stream of ITU-T. FPGA's implementation of X-50 Division 3 recommendation for internetworking data networks.

  • Design and implementation of material position detection system based on FPGA. Lei Zheng; Renjie Hu; Yang Zhao; Jinming Bao // Metallurgical & Mining Industry;2015, Issue 10, p75 

    According to the actual demand of heavy hammer type material position detection, a FPGA-based intelligent control system is proposed in this paper. Started from the design principle of the whole system, hardware development is introduced in detail. Software control module of FPGA and...

  • FPGA Based High Performance Double-Precision Matrix Multiplication. Kumar, Vinay B. Y.; Joshi, Siddharth; Patkar, Sachin B.; Narayanan, H. // International Journal of Parallel Programming;Jun2010, Vol. 38 Issue 3/4, p322 

    We present two designs (I and II) for IEEE 754 double precision floating point matrix multiplication, optimized for implementation on high-end FPGAs. It forms the kernel in many important tile-based BLAS algorithms, making an excellent candidate for acceleration. The designs, both based on the...

  • TCP/IP added to multiprocessor tools.  // Electronics Weekly;3/18/2009, Issue 2375, p13 

    The article reports that 3L based in Edinburgh has added a TCP/IP stack to its Diamond multi processor tool suite and is planning to extend its coverage to embedded PowerPCs on Xilinx FPGAs. It is stated that the stack comes from DFG Design of the Czech Republic The Diamond tool suite claims to...

  • FPGAs get 10GHZ I/O with 28nm chips.  // Electronics Weekly;1/26/2011, Issue 2453, p5 

    The article presents information on the technology used by the programmable logic solutions provider Altera Corp. for its Cyclone V, Arria V and Stratix V field programmable gate arrays (FPGAs). It mentions that Cyclone V claims to consume 40 percent less power and is aimed at applications...

  • Altera challenges application-specific with speedy serial transceiver FPGAs. Ball, Richard // Electronics Weekly;5/9/2007, Issue 2287, p5 

    The article reports on the launch of Arria GX, a field programmable gate arrays (FPGA) containing high-speed serial transceivers for PCI Express, Gigabit Ethernet and serial Rapid IO by Altera Corp. in Great Britain. The devices are a lower-cost version of the firm's Stratix II GX family. The...

  • Accelerating Seismic Computations Using Customized Number Representations on FPGAs. Haohuan Fu; Osborne, William; Clapp, Robert G.; Mencer, Oskar; Luk, Wayne // EURASIP Journal on Embedded Systems;1/1/2009, Special section p1 

    The oil and gas industry has an increasingly large demand for high-performance computation over huge volume of data. Compared to common processors, field-programable gate arrays (FPGAs) can boost the computation performance with a streaming computation architecture and the support for...

  • Evaluation and Design Space Exploration of a Time-Division Multiplexed NoC on FPGA for Image Analysis Applications. Linlin Zhang; Fresse, Virginie; Khalid, Mohammed; Houzet, Dominique; Legrand, Anne-Claire // EURASIP Journal on Embedded Systems;1/1/2009, Special section p1 

    The aim of this paper is to present an adaptable Fat Tree NoC architecture for Field Programmable Gate Array (FPGA) designed for image analysis applications. TraditionalNetwork on Chip (NoC) is not optimal for dataflow applications with large amount of data. On the opposite, point-to-point...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics