Wafer-Level Packaging Reduces Cost, Spurs Recovery

Richter, Franz
July 2002
Electronic News;7/15/2002, Vol. 48 Issue 29, p20
Trade Publication
Reveals that many U.S. companies are investing in equipment for water-level bumping and packaging. Advantage of carrying out the assembly and packaging on the water level; Challenge of water-level packaging for integrated circuit manufacturers.


Related Articles

  • IC package designs greatly affect signal integrity. Clark, Sean // Portable Design;Jul2003, Vol. 9 Issue 7, p13 

    Discusses the effect of package designs on signal integrity of integrated circuits. Capacitive coupling between connections or leads; Inductive and resistive value of the connections or leads; Values of the parasitic elements; Features that improve package signal performance; Coefficient of...

  • Die And Package Stacking Grow Up. Morrison, David G. // Electronic Design;06/24/2002, Vol. 50 Issue 13, p54 

    Focuses on die-packaging as a tool for integrated circuit packaging requirements. Two-chip memory combinations; Creation of either a chip scale package or a ball grid array; Availability of known good die.

  • More pins and less space beget new IC packaging. Strassberg, Dan // EDN;5/25/95, Vol. 40 Issue 11, p61 

    Reports on packaging technology for integrated circuits. Ball-grid arrays; Unpackaged multi-chip modules; Testing uncased chips; Flexible circuit finger; Electrical and thermal properties. INSET: Looking ahead..

  • Chip-packaging technology promises higher density systems. Granville, Fran; Lipman, Jim // EDN;09/12/96, Vol. 41 Issue 19, p36 

    Features two companies in San Francisco, California that have developed products that should help solve some of integrated circuit packaging problems. Includes ProLinx Labs; Nitto Denko America.

  • Cost and performance will drive convergence. Belani, Jack // Solid State Technology;Dec2002, Vol. 45 Issue 12, pS8 

    Highlights the importance of convergence and cooperation among chip and microelectronic package designers and engineers. Integrated device manufacturing; Cost and performance of chip and package design; Performance of the electronic system; Wafers and package designs.

  • The convergence of advanced packaging and system level design. Hogan, Taylor; Beckley, Tom // ECN: Electronic Component News;Mar98, Vol. 42 Issue 3, p125 

    Discusses the trend toward the integration of integrated circuit packaging and system level design processes. Example of system partitioning; Optimizing designs from a system-level view; Limitations of the conventional design process; Design tools; Importance of multi-domain analysis. INSET:...

  • Bare Chip Stacking. Sturcken, Keith; Konecke, Sheila; Mason, Kent // Advanced Packaging;Apr2003, Vol. 12 Issue 3, p17 

    Discusses packaging in the form of stacked devices that can be applied to electronic devices at the wafer or chip level. Key element of die stacking; Examples of previously used stacking solutions; Critical to the success of chip stacking; Wafer- and chip-level preprocessing; Die stacking with...

  • Breaking Away. Flower, Gail // Advanced Packaging;May2003, Vol. 12 Issue 5, p7 

    No abstract available.

  • Prototype Packaging Solutions for IC Designers. Hypnarowski, Dave; Emery, Ellen; Lawrence, Bill; Blue, Robert // Advanced Packaging;May2003, Vol. 12 Issue 5, p24 

    No abstract available.

  • Development Packaging Solutions: Flip Chip and Beyond. Grigorov, Ilya // Advanced Packaging;Jun2003, Vol. 12 Issue 6, p21 

    Discusses the use of the flip chip technology in the development of packaging solutions. Risk mitigation technique to handle process changes; Migration to advanced packaging; Intrinsic adaptability of the stud-bump flip chip; Performance of the flip chip attachment on Panasonic FCB-II machines...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics