eRide, CEL Team Up

June 2002
Wireless Week;6/24/2002, Vol. 8 Issue 25, p21
Trade Publication
Reports on the partnership between eRide and California Eastern Labs (CEL) in which CELwill supply the radio frequency application specific integrated circuits (ASIC) for eRide's high-sensitivity, near autonomous Global Positioning System chipset. Advantage of using the ASIC in wireless information devices; Features of the chipset.


Related Articles

  • Broadcom Introduces PND on a Chip.  // GPS World;Jul2009, Vol. 20 Issue 7, p27 

    The article discusses the approaches used by Broadcom Corp. to stimulate demand in the Personal Navigation Device (PND) marketplace in the U.S. It notes the release of the company's first PND on a chip, a new navigation processor and power management unit (PMU) which is designed for PNDs with...

  • Lightweight Cryptography and RFID: Tackling the Hidden Overhead. Poschmann, Axel; Robshaw, Matthew J. B.; Vater, Frank; Paar, Christof // KSII Transactions on Internet & Information Systems;Apr2010, Vol. 4 Issue 2, p98 

    The field of lightweight cryptography has developed significantly over recent years and many impressive implementation results have been published. However these results are often concerned with a core computation and when it comes to a real implementation there can be significant hidden...

  • All-Constellation Receiver. Norman, Charles; Warloe, Andreas // GPS World;Jan/Feb2015, Vol. 26 Issue 1, p18 

    The article focuses on the global navigation satellite system (GNSS) receiver technology for smartphones and Galileo satellite systems which track L1 GNSS signals including global positioning system (GPS), BeiDou, and GLONASS. Topics include the improvements in application-specific integrated...

  • eRide to Combine Galileo, GPS.  // GPS World;Apr2006, Vol. 17 Issue 4, p21 

    The article reports on eRide Inc.'s opening of a European Development Center in Munich, Germany. The company aims to develop chipsets and software combining GPS and Galileo technology. eRide Europe managing director Jens Bodenkamp and his team will develop the Opus 3 GPS-Galileo dual-mode receiver.

  • Development and use of electronic schematic capture in the specification and simulation of a... Burgoon, David A. // Hewlett-Packard Journal;Jun95, Vol. 46 Issue 3, p88 

    Discusses the development and use of electronic schematic capture in the specification and simulation of a structured-custom application specific integrated circuit (ASIC). Design capture system; Information on the History Management System of Hewlett-Packard Co.'s SoftBench CM product; Glue...

  • Development tool suits core-based design. Quinnell, Richard A.; Granville, Fran // EDN;8/15/96, Vol. 41 Issue 17, p26 

    Announces NEC's creation of the KO-IDE system, a tool suited to developing systems around a core-based ASIC. Specifications of the company's Ko Integrated Development Environment system; Functional design of the system.

  • Higher res on the cheap.  // Seybold Report on Desktop Publishing;9/4/95, Vol. 10 Issue 1, p43 

    Reports that DP-Tek has developed new application specific integrated circuits for its TrueRes technology.

  • Table 1--representative deep-submicron ASICs.  // EDN;6/8/95, Vol. 40 Issue 12, p65 

    Lists nine deep-submicron application specific integrated circuits. Vendor; Part number; Gate length; Gated density; Gate delay; Power dissipation; Price; Features.

  • Choosing the right deep-submicron ASIC process for your system. Pivin, David // EDN;4/11/96, Vol. 41 Issue 8, p139 

    Discusses pointers in the selection of the right deep-submicron process for application specific integration circuits (ASICs) for your system. Background on evolution of technology. Effect of process variation or voltage and system delay on intrinsic delay processes; Importance of saturated...


Read the Article


Sign out of this library

Other Topics