TITLE

Baked in Security

AUTHOR(S)
Bryant, Ian
PUB. DATE
December 2011
SOURCE
ITNOW;Dec2011, Vol. 53 Issue 6, p26
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
Ian Bryant, Technical Director at the Software Security, Dependability and Resilience Initiative (SSDRI), explains some of the challenges involved in securing software.
ACCESSION #
67380302

 

Related Articles

  • High Performance FPGA Implementation of Double Precision Floating Point Adder/Subtractor. Jaiswal, Manish Kumar; Cheung, Ray C. C. // International Journal of Hybrid Information Technology;2011, Vol. 4 Issue 4, p71 

    Floating Point (FP) arithmetic is widely used in large set of scientific and signal processing computation. Adder/subtractor is one of the common arithmetic operation in these computation. The design of FP adder/subtractor is relatively complex than other FP arithmetic operations. This paper has...

  • Counting on gate counts? Don't count on it. Dipert, Brian // EDN;08/03/98, Vol. 43 Issue 16, p52 

    Offers advice which can by utiliuzed when selecting complex- programmable logic device (CPLDs) and field programmable gate arrays (FPGAs). Use of a programmable AND and fixed OR architecture by CPLDs; Advantages of CPLDs and FPGAs; Reference to the QuickLogic which offers the free Web-based...

  • Careful HDL coding maximizes performance in LUT-based FPGAs. Samhouri, Samir // Electronic Design;12/14/98, Vol. 46 Issue 28, p51 

    Discusses the importance of understanding the interaction between HDL coding style, field-programmable gate array (FPGA) device architectures and design software in maximizing lookup tables (LUT)-based FPGAs. FPGA features that synthesis tools may have difficulty implementing; Configuration of...

  • FPGAs connect the smart grid. Johnson, John // Electronics Weekly;4/17/2013, Issue 2544, p17 

    The article reports on the use of field programmable gate arrays (FPGAs) to tackle the design challenges of smart metering systems.

  • Altera serdes FPGAs hit 3.125Gbit/s I/O.  // Electronics Weekly;11/6/2002, Issue 2075, p5 

    Evaluates the family of field programmable gate arrays (FPGA) from Altera, called StratixGX. Applications of the FPGA; Technology used; Models.

  • FPGAs and CPLDs attract mil/aero suppliers' support. Shepard, Jeffrey D. // Military & Aerospace Electronics;Jun95, Vol. 6 Issue 6, p16 

    Focuses on the overall growth in the military/aerospace demand for field programmable gate arrays (FPGAs) and complementary metal oxide semiconductor programmable logic devices. Lack of a single accepted definition of a commercial off-the-shelf part; Radiation-hardened FPGAs.

  • Signal Integrity Tips Ensure FPGA Designers Meet Critical Market Windows. Green, Lynne; Ballantyne, Rick // Electronic Design;05/29/2000, Vol. 48 Issue 11, p97 

    Focuses on signal integrity issues facing the field-programmable-gate-array designers. Signal edge rates; Reduction of prototypes.

  • Cores for programmable logic: Hard and soft choice. Iwanczuk, Raman // ECN: Electronic Component News;May98, Vol. 42 Issue 5, p135 

    Discusses `soft' and `hard'/`embedded' methods field programmable gate array (FPGA) vendors use for delivering cores for the high-density, system-on-a-chip logic market. Importance of cores, predefined systems functions, in maintaining time-to-market value of FPGAs; Looking at both methods to...

  • Advanced CPLD architectures challenge FPGAs, gate arrays. Bursky, Dave // Electronic Design;10/01/98, Vol. 46 Issue 22, p78 

    Reports that advances in the complex, programmable logic devices (CPLD) have challenged field programmable gate arrays. List of CPLD manufacturers; Technique for lowering manufacturing cost of electrically erasable technology without compromising CPLD performance; Features of the Vantis MACH 5...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics