TITLE

Field-programmable gate array based locking circuit for external cavity diode laser frequency stabilization

AUTHOR(S)
Schwettmann, Arne; Sedlacek, Jonathon; Shaffer, James P.
PUB. DATE
October 2011
SOURCE
Review of Scientific Instruments;Oct2011, Vol. 82 Issue 10, p103103
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We present a locking circuit for external cavity diode lasers implemented on a field-programmable gate array (FPGA). The main advantages over traditional non-FPGA-based locking circuits are rapid reconfigurability without any soldering and a friendly user interface. We characterize the lock quality by measuring the linewidth of a locked laser using electromagnetically induced transparency in a Rb vapor cell.
ACCESSION #
66903140

 

Related Articles

  • FPGA Modeling of Analog Data Acquisition for Real Time Interface. Babulu, K.; Soundara Rajan, K. // International Journal of Applied Engineering Research;2010, Vol. 5 Issue 7, p1159 

    An efficient and high Data Acquisition system is the prime need of the modern Autonomous controlling Systems. Where digital acquisitions of data sets are present in market, a practical field analog acquisition is to be developed. In this paper a method of data acquisition system on low cost FPGA...

  • AC_ICAP: A Flexible High Speed ICAP Controller. Cardona, Luis Andres; Ferrer, Carles // International Journal of Reconfigurable Computing;12/17/2015, p1 

    The Internal Configuration Access Port (ICAP) is the core component of any dynamic partial reconfigurable system implemented in Xilinx SRAM-based Field Programmable Gate Arrays (FPGAs). We developed a new high speed ICAP controller, named AC_ICAP, completely implemented in hardware. In addition...

  • PCI Express core for Lattice FPGAs.  // Electronics Weekly;3/10/2004, Issue 2137, p10 

    An intellectual property core for PCI Express has been developed by Lattice Semiconductor Corp., for its field programmable gate arrays with integrated serdes blocks. The two devices supporting the core, the ORT82G5 and ORT42G5, provide eight or four serial channels, each running at up to...

  • FPGAs and dense EPLDs challenge gate arrays. Bursky, Dave // Electronic Design;7/10/95, Vol. 43 Issue 14, p69 

    Part II. Discusses many of the architectural innovations that the suppliers of RAM-based field programmable field arrays (FPGA) have come up with to achieve gate-array-like densities of up to 100,000 gates. Antifuse options. INSET: Analog circuits take a lesson from FPGAs..

  • FPGA-tool vendors offer new capabilities. Lipman, Jim; Granville, Fran // EDN;5/25/95, Vol. 40 Issue 11, p15 

    Evaluates several software products which simplifies field programmable gate array design. Exemplar Logic's Galileo v3.0 software; Xilinx's Xact 6.0 software; Quicklogic's QuickTools 5.0; Mentor Graphic's AutoLogic II software.

  • ORCA FPGA family member contains 40,000 gates. Gallant, John // EDN;10/26/95 Supplement Literature Link, Vol. 40 Issue 22, pLL9 

    Features AT&T Microelectronics' ATT2C40 field-programmable gate array. Functions and capabilities; Price; Contact information.

  • EDN signals & noise. Aaldering, Mark // EDN;01/16/97, Vol. 42 Issue 2, p28 

    Comments on `EDN' periodical's article on field-programmable devices published in the periodical's October 10, 1996 issue. Positive reaction regarding the versatility of programmable logic analyzer structures presented; Disagreement on one statement of the article.

  • Self-test for FPGAs and CPLDs requires no overhead. Abramovici, Miron; Lee, Eric // EDN;11/06/97, Vol. 42 Issue 23, p121 

    Presents information on the FPGA/CPLD programmable-logic-block structures. Details on the application of the systems; Reference to some of the factors considered by manufacturers when developing these products.

  • Altera tightens up FPGA lead times.  // Electronic News (10616624);9/4/95, Vol. 41 Issue 2081, p58 

    Discusses Altera Corp.'s announcement that it has been able to reduce lead times for two of its field programmable gate array (FPGA) products. The revelation that some FPGA vendors had lengthened lead times to 26 weeks; Other aspects.

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics