A novel algorithm combining oversampling and digital lock-in amplifier of high speed and precision

Li, Gang; Zhou, Mei; He, Feng; Lin, Ling
September 2011
Review of Scientific Instruments;Sep2011, Vol. 82 Issue 9, p095106
Academic Journal
Because of a large amount of arithmetic in the standard digital lock-in detection, a high performance processor is needed to implement the algorithm in real time. This paper presents a novel algorithm that integrates oversampling and high-speed lock-in detection. The algorithm sets the sampling frequency as a whole-number multiple of four of the input signal frequency, and then uses the common downsampling technology to lower the sampling frequency to four times of the input signal frequency. It could effectively remove the noise interference and improve the detection accuracy. After that the phase sensitive detector is implemented. It simply does the addition and subtraction on four points in the period of same phase and replaces almost all the multiplication operations to speed up digital lock-in detection calculation substantially. Furthermore, the correction factor is introduced to improve the calculation accuracy of the amplitude, and an error caused by the algorithm in theory can be eliminated completely. The results of the simulation and actual experiments show that the novel algorithm combining digital lock-in detection and oversampling not only has the high precision, but also has the unprecedented speed. In our work, the new algorithm is suitable for the real-time weak signal detection in the general microprocessor not just digital signal processor.


Related Articles

  • Computation Aware Scheme for Visual Signal Processing. Paul, Anand; Yung Chuan Jiang; Jhing Fa Wang // Journal of Software (1796217X);Jun2010, Vol. 5 Issue 6, p573 

    Computation aware scheme for video signal processing is proposed in this paper. Computation power and time is reduced by dynamically scheduling usage of processor resources environment for video sequence depending up complexity of the video. And different video coding algorithm is selected...

  • HDL tool to speed up FPGA DSP development.  // Electronics Weekly;11/23/2005, Issue 2219, p31 

    The article evaluates the Version 5.1 of digital signal processing Builder by Altera Corp. which enables digital signal processing designers to simulate an imported HDL design within the Math Works Simulink environment.

  • Controlled Computational Load Scheme for Information Processing in Closely Packed Object Environment. Hussain, Dil Muhammad Akbar; Ahmed, Zaki // International MultiConference of Engineers & Computer Scientists;2007, p2429 

    The paper presents a simulation study on the performance of a target tracker using controlled selection paring for a track splitting filter algorithm. In a typical track splitting filter all the observation which fall inside a likelihood ellipse are used for update, however, in our proposed...

  • The Designing of a FIR Low Pass Filter and Amplifier for Small Voltage Signals using Kaiser Window. Gupta, Hemant Kumar; Vijay, Ritu; Gupta, Neetu // International Journal of Computer Applications;Jul2013, Vol. 74 Issue 1-21, p21 

    Digital signal processing (DSP) is the study of signals in a digital representation and the processing methods of these signals. A digital filter uses a digital processor to perform numerical calculations on sampled values of the signal. The analog input signal must first be sampled and...

  • Adaptive Filter Design Based On The LMS Algorithm in SVC. Li Zhang; Ning Liu; Yong-cheng Jiang; Bao-hua Zhang // Advances in Information Sciences & Service Sciences;Mar2013, Vol. 5 Issue 5, p320 

    The paper proposed the adapter filter design based on the improved LMS algorithm. The paper first introduced the minimum mean square (LMS) algorithm, which is a very useful and very simple estimated gradient method. This algorithm has been widely used since the early 1960s quickly, its advantage...

  • FACE time. CARILLO, PAULA; OSAMOTO, AKIRA // Broadcast Engineering;Jul2011, Vol. 53 Issue 7, p46 

    The article focuses on the significance of skin tone macroblock (MB) detection for video coding to enhance the perceptual quality of human faces. It discusses a proposed low-complexity system which can function on a single-core digital signal processing (DSP) as a component of an encoder...

  • Hybrid TOA—AOA Location Positioning Techniques in GSM Networks. Deligiannis, Nikos; Louvros, Spiros // Wireless Personal Communications;Aug2010, Vol. 54 Issue 2, p321 

    Positioning algorithms and their implementation in mobile networks are being investigated in the literature due to their importance in location services. Nowadays, the need for superior accuracy has cast attention to hybrid positioning techniques. In this paper, we introduce a novel algorithm...

  • Performance of Bilinear Transformation in Audio Algorithm Implementation and Optimization on Processor. Gupta, Manoj; Kaushik, Brajesh Kumar; Chand, Laxmi // International Journal on Recent Trends in Engineering & Technolo;May2010, Vol. 3 Issue 4, p38 

    In this paper the first order IIR filter in a postprocessing algorithm for audio is used to control the Bass and Treble. First order filter appeals the low computational burden that first place on DSP resources. To compute filter coefficients bilinear transform method is used. Post processing...

  • Signal processing using FPGA structures. German-Sallo, Zoltan // Interdisciplinarity in Engineering;2014, Vol. 12, p112 

    This work describes a Virtex-II implementation of a digital signal processing module for filtering data signals. The aim of any filtering process is to have a clean signal for analysis and interpretation. A synthesized noisy signal (with known noise) will be used as input to test the modules...


Read the Article


Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics