TITLE

Zenasis: EDA's Next Generation

AUTHOR(S)
Morrison, Gale
PUB. DATE
April 2002
SOURCE
Electronic News;4/29/2002, Vol. 48 Issue 18, p24
SOURCE TYPE
Trade Publication
DOC. TYPE
Article
ABSTRACT
Introduces the hybrid optimization technology from Zenasis Technologies Inc. for design-specific cell creation. Results of hybrid optimization; Approach used by Zenasis in bringing custom design-type of capability into standard cell-based design.
ACCESSION #
6596663

 

Related Articles

  • TOOL TIGHTENS TIMING IN ASICs' CRITICAL PATHS. Maliniak, David // Electronic Design;5/12/2003, Vol. 51 Issue 10, p38 

    Features the ZenTime product developed by Zenasis Technologies Inc. which used hybrid optimization technology. Fundamental improvement in timing closure for application specific integrated circuits design using the technology; Comparison of a critical logic path using ZenTime optimization;...

  • Development and use of electronic schematic capture in the specification and simulation of a... Burgoon, David A. // Hewlett-Packard Journal;Jun95, Vol. 46 Issue 3, p88 

    Discusses the development and use of electronic schematic capture in the specification and simulation of a structured-custom application specific integrated circuit (ASIC). Design capture system; Information on the History Management System of Hewlett-Packard Co.'s SoftBench CM product; Glue...

  • Development tool suits core-based design. Quinnell, Richard A.; Granville, Fran // EDN;8/15/96, Vol. 41 Issue 17, p26 

    Announces NEC's creation of the KO-IDE system, a tool suited to developing systems around a core-based ASIC. Specifications of the company's Ko Integrated Development Environment system; Functional design of the system.

  • Higher res on the cheap.  // Seybold Report on Desktop Publishing;9/4/95, Vol. 10 Issue 1, p43 

    Reports that DP-Tek has developed new application specific integrated circuits for its TrueRes technology.

  • Table 1--representative deep-submicron ASICs.  // EDN;6/8/95, Vol. 40 Issue 12, p65 

    Lists nine deep-submicron application specific integrated circuits. Vendor; Part number; Gate length; Gated density; Gate delay; Power dissipation; Price; Features.

  • Choosing the right deep-submicron ASIC process for your system. Pivin, David // EDN;4/11/96, Vol. 41 Issue 8, p139 

    Discusses pointers in the selection of the right deep-submicron process for application specific integration circuits (ASICs) for your system. Background on evolution of technology. Effect of process variation or voltage and system delay on intrinsic delay processes; Importance of saturated...

  • Compaq will license USB interface.  // Electronic News;11/13/95, Vol. 41 Issue 2091, p20 

    Reports that Compaq Computer Corp. plans to license its own application-specific integrated circuit (IC) implementation for the Open host controller interface (HCI) specification. Compaq's influence on the original Universal Serial Bus (USB) standard.

  • Million-gate ASICs pose challenge. DeTar, Jim // Electronic News;6/10/96, Vol. 42 Issue 2120, p49 

    Reports on the movement of application specific integrated circuit (ASIC) companies to integrate more complex cores and to return to a neo-classic design model. Changes experienced by the ASIC industry which will lead to a new paradigm; Increased use of pre-designed cores in ASICs; Obstacles to...

  • Semiconductors.  // Electronic News;09/30/96, Vol. 42 Issue 2136, p18 

    Presents a diagram of MSU Corp.'s Internet Service Processor (iSP) ASIC architecture coupled with system memory and CPU outside the ASIC.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics