TITLE

Evaluation of Application Mapping for Network-on-Chips

AUTHOR(S)
Jalal, M.; Shirmohammadi, Z.; Patooghy, A.; Miremadi, S. G.
PUB. DATE
November 2010
SOURCE
International Conference on Real-Time & Embedded Systems;Nov2010, pR-139
SOURCE TYPE
Conference Paper
DOC. TYPE
Article
ABSTRACT
Mapping of tasks on the cores of a Network-on-Chip (NoC) has direct impact on the efficiency of the network. This paper provides a comprehensive study regarding application mapping for NoCs to clarify their pros and cons. The study considers different aspects including performance, power consumption, and reliability of mappings. Four mappings named NMAP, RMAP, Random, and Adhoc are used in this study by the means of a cycle accurate NoC simulator. Our study shows that the RMAP provides the maximum reliability for NoC with a low performance overhead. On the other hand, Random mapping requires the lowest time to complete mapping of the task on the chip. The power estimation patch of Orion is used in the simulation to explore the power consumption of a typical NoC using any of the mentioned mappings. Simulations are done for three different benchmarks i.e., MPEG, VOPD, and OPD application graphs.
ACCESSION #
65648209

 

Related Articles

  • Architectural-design considerations for implementing hardware acceleration. FERGUSON, IAN // EDN Europe;Nov2005, Vol. 50 Issue 11, p60 

    The article focuses on a QuickLogic project that involved constructing an MPEG-2 decoder as a hybrid combination of hardware and software modules on a programmable system on chip. The results show that the MPEG-algorithm project experienced a system performance improvement over the...

  • Embedding Data in MPEG-2 Compressed Video using an improved Pixel-Value-Differencing Scheme. Idbeaa, Tarik Faraj; Samad, Salina Abdul; Husain, Hafizah // International Journal of Advancements in Computing Technology;Jul2013, Vol. 5 Issue 11, p157 

    Most data-hiding techniques have already been investigated in detail as regards image files in both the spatial and frequency domains. However, they are currently the subject of several investigations in the video domain. In recent years, among many proposed steganographic methods in the spatial...

  • Embedded Systems.  // EDN;3/17/2005, Vol. 50 Issue 6, p107 

    This section provides information on several embedded computer systems. The 800-megabyte-per-second isolated FireWire Module from Parvus complies with Open Host Controller Interface Version 1.1 specifications. The module offers data-transfer rates as fast as 800 megabytes per second across three...

  • On the DCT Based Joint Fingerprint Embedding and Decryption Scheme.  // Journal of Multimedia;Oct2010, Vol. 5 Issue 5, p473 

    No abstract available.

  • Realization of Embedded Multimedia System Based On Dual-Core Processor OMAP5910. Peng Li; Yu Lu; Shen Li; Hongxing Wei // International Journal of Computers, Communications & Control;Oct-Dec2006, Vol. 1 Issue 4, p85 

    This paper focuses on the realization of a complete embedded system using the dual-core processor OMAP59 10. Detailed description of how to compose the hardware system is presented with a description of the software system on our platform. Tasks communication between the two cores is realized...

  • Networks-on-Chip: Architectures, Design Methodologies, and Case Studies. Sao-Jie Chen; An-Yeu Andy Wu; Jiang Xu // Journal of Electrical & Computer Engineering;2012, p1 

    An introduction is presented in which the editors discuss various papers within the issue on the Network on a Chip technology.

  • Security Framework for Pervasive Healthcare Architectures Utilizing MPEG-21 IPMP Components. Fragopoulos, Anastasios; Gialelis, John; Serpanos, Dimitrios // International Journal of Telemedicine & Applications;2009, p1 

    Nowadays in modern and ubiquitous computing environments, it is imperative more than ever the necessity for deployment of pervasive healthcare architectures into which the patient is the central point surrounded by different types of embedded and small computing devices, which measure sensitive...

  • Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems. Ben Ahmed, Achraf; Ben Abdallah, Abderazek // Journal of Supercomputing;Dec2015, Vol. 71 Issue 12, p4446 

    Photonic networks-on-chip (PNoCs) promise significant advantages over their electronic counterparts. In particular, they offer a potentially disruptive technology solution with fundamentally low power dissipation that remains independent of capacity while providing ultra-high throughput and...

  • A Turn Model Based Router Design for 3D Network on Chip. Chemli, Bouraoui; Zitouni, Abdelkrim // World Applied Sciences Journal;2014, Vol. 32 Issue 8, p1499 

    Network on chip (NoC) is emerging as a new trend for a System on chip (SoC) design. The key advantages of NoC are high performance and scalability. Despite those improvements over the conventional shared-bus based systems, NoC are not shown as the ideal solution for the future SoC. Recently,...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics