TITLE

A Reconfigurable Switch Architecture to Enhance Reliability of Network-on-Chips

AUTHOR(S)
Shirmohammadi, Z.; Jalal, M.; Patooghy, A.; Miremadi, S. G.
PUB. DATE
November 2010
SOURCE
International Conference on Real-Time & Embedded Systems;Nov2010, pR-98
SOURCE TYPE
Conference Paper
DOC. TYPE
Article
ABSTRACT
Switches and communication links of Network on Chips (NoCs) are highly vulnerable to transient faults due to the use of nano-scale VLSI technologies in fabrication of NoCs. This paper proposes a reconfigurable switch architecture which is capable of operating in four configurations with different levels of reliability. This is done by the use of a local configuration controller logic which is fully protected against transient faults. When a controller detects a high error rate situation, it configures the switch to a high reliability mode and vice versa. Reconfiguration policy is designed in a way which minimizes the imposed performance and power overheads to the switch. Evaluations are done by a cycle accurate NoC simulator with Orion patch for power estimation. Simulation results show a noticeable reliability improvement with a negligible performance overhead. In addition, power saving of at least 20% is achieved by the proposed architecture.
ACCESSION #
65648201

 

Related Articles

  • Guest Editorial: Advanced Techniques for Efficient Electronic System Design. Meher, Pramod; Mohanty, Saraju; Vinod, A. // Circuits, Systems & Signal Processing;Dec2013, Vol. 32 Issue 6, p2539 

    An introduction is presented in which the editor discusses various reports with in the issue on topics including Filter banks (FB), very large scale interrogation (VLSI), and network on Chip technology (NOC).

  • Upper and Lower bounds on the Pagenumber of the Book Embedding of the k-ary Hypercube. Bettayeb, Saïd; Hoelzeman, David // Journal of Digital Information Management;Feb2009, Vol. 7 Issue 1, p31 

    Graph embeddings play an important role in interconnection network and VLSI design. Determining the number of layers required to build a VLSI chip is just one of the many areas in which graph embeddings are used. A type of embedding that is helpful in determining the number of layers is a book...

  • An Analog VLSI Architecture for High Speed, Low Power Object Tracking. Habibi, Mehdi; Sayedi, Masoud // International Journal of Distributed Sensor Networks;Nov/Dec2009, Vol. 5 Issue 6, p675 

    Using a two-dimension array of MOSFET switches, a robust, high speed object tracking CMOS sensor is presented. The edges of the image scene are extracted by the in-pixel differential comparators and a region (object) of interest, which is selected by the user, is segmented using the switch...

  • Accurate Coupling-centric Timing Analysis Incorporating Temporal and Functional Isolation. Arunachalam, Ravishankar; Blanton, Ronald Deshawn; Pileggi, Lawrence T. // VLSI Design;Nov2002, Vol. 15 Issue 3, p605 

    Neighboring line switching can contribute to a large portion of the delay of a line for today's deep submicron designs. The impact of this switching on delay is usually estimated by scaling the coupling capacitances (often by a factor of 2) and modeling them as grounded. This simple approach has...

  • TEST POWER OPTIMIZATION WITH REORDERING OF GENETIC TEST VECTORS FOR VLSI CIRCUITS. Singh, Balwinder; Narang, Sukhleen Bindra; Khosla, Arun // Acta Technica Napocensis. Electronica-Telecomunicatii;2012, Vol. 53 Issue 2, p1 

    Power optimization is one of the important challenges in VLSI circuit for testing engineers. Larger power dissipation becomes the reason for overheating and with every increase in 10°C in operating temperature, failure rates for the component on a chip doubles. Power dissipation is directly...

  • Design and Analysis of Reduced Test Power in Scan Based Design. Sowmiya, G.; Saravanan, S.; Vijaysai, R. // International Journal of Engineering & Technology (0975-4024);Apr/May2013, Vol. 5 Issue 2, p692 

    Low power VLSI testing is indispensible in switching components and number of hardware/software-based techniques has been still developed to minimize the dynamic power dissipation. In earlier days, primary concerns of VLSI design were focused in area, performance, cost and reliability. But in...

  • The Design of High Performance Asynchronous Pipelines with Quasi Delay Insensitive. Jayanthi, D.; Rajaram, M. // International Journal of Computer Applications;8/15/2012, Vol. 52, p35 

    VLSI Design looking towards to solve design constructions that arises when using clock pulses. The majority of the constrains can be overcome by using asynchronous logic, additionally synchronous circuits has some inherent advantages over synchronous counterparts. This paper demonstrates the...

  • Synopsys Donates Low-Power Technology. Mutschler, Ann Steffora // Electronic News;9/25/2006, Vol. 52 Issue 39, p42 

    The article reports on the decision of design software provider Synopsys Inc. to donate its key power management technology, to the Accellera standards organization. Synopsys would be donating its power management commands, SystemVerilog, VHDL constructs and the Switching Activity Interchange...

  • Modeling and Simulating Network-on-Chip Designs: A Case Study of Fat Tree Interconnection Architecture. Sllame, Azeddien M.; Alasar, Asma // International Journal of Computer Theory & Engineering;Oct2013, Vol. 5 Issue 5, p823 

    In this paper we describe a fat-tree based Network-on-Chip (NOC) system that composed of processing nodes and communication switches. The IP node contains message generator and buffering. The switch uses wormhole technique which improved by virtual channel mechanism. The switch includes the...

Share

Read the Article

Courtesy of VIRGINIA BEACH PUBLIC LIBRARY AND SYSTEM

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics