TITLE

Single-electron transfer between two donors in nanoscale thin silicon-on-insulator field-effect transistors

AUTHOR(S)
Hamid, Earfan; Moraru, Daniel; Tarido, Juli Cha; Miki, Sakito; Mizuno, Takeshi; Tabe, Michiharu
PUB. DATE
December 2010
SOURCE
Applied Physics Letters;12/27/2010, Vol. 97 Issue 26, p262101
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
We describe single-electron transfer between two donors in thin silicon-on-insulator field-effect transistors with phosphorus-doped channel. At low temperatures, single-electron tunneling through one donor can be identified in source-drain current/gate voltage measurements as a single current peak. On this peak, we observed hysteresis most likely as a signature of single-electron transfer with another donor. The origin of single-electron transfer is related to different intensities of coupling between each donor and the interface, as evidenced from simulations. It was found that donor-interface coupling is essential for the energetic transfer of a single-electron location within the two-donor system.
ACCESSION #
56910513

 

Related Articles

  • Single-electron-based flexible multivalued logic gates. Lee, C. K.; Kim, S. J.; Shin, S. J.; Choi, J. B.; Takahashi, Y. // Applied Physics Letters;3/3/2008, Vol. 92 Issue 9, p093101 

    Single-electron transistor (SET)-based multivalued (MV) not-AND (NAND) and not-OR (NOR) logic cells were implemented on a silicon-on-insulator chip. Depending on the ways of connecting two SETs with a field-effect transistor, the voltage transfer characteristics show typical NAND or NOR gate...

  • Anomalous DIBL Effect in Fully Depleted SOI MOSFETs Using Nanoscale Gate-Recessed Channel Process. Karsenty, Avi; Chelly, Avraham // Active & Passive Electronic Components;10/28/2015, p1 

    Nanoscale Gate-Recessed Channel (GRC) Fully Depleted- (FD-) SOI MOSFET device with a silicon channel thickness (tSi) as low as 2.2 nm was first tested at room temperature for functionality check and then tested at low temperature (77 K) for I-V characterizations. In spite of its...

  • Low Temperature Characteristics of Schottky Barrier Single Electron and Single Hole Transistors. Moongyu Jang; Myungsim Jun; Taehyoung Zyung // ETRI Journal;Dec2012, Vol. 34 Issue 6, p950 

    Schottky barrier single electron transistors (SB-SETs) and Schottky barrier single hole transistors (SB-SHTs) are fabricated on a 20-nm thin silicon-on-insulator substrate incorporating e-beam lithography and a conventional CMOS process technique. Erbium- and platinum-silicide are used as the...

  • Single-electron tunneling in a silicon-on-insulator layer embedding an artificial dislocation network. Ishikawa, Yasuhiko; Yamamoto, Chihiro; Tabe, Michiharu // Applied Physics Letters;2/13/2006, Vol. 88 Issue 7, p073112 

    A two-dimensional dislocation network artificially embedded in a silicon-on-insulator (SOI) layer was examined as the source of lattice strain to generate a periodic potential. A screw dislocation network with the period of 20 nm was formed in an SOI layer using a twist bonding of two SOI...

  • Low-frequency noise behavior of tunneling field effect transistors. Wan, J.; Le Royer, C.; Zaslavsky, A.; Cristoloveanu, S. // Applied Physics Letters;12/13/2010, Vol. 97 Issue 24, p243503 

    We report on the low-frequency noise (LFN) properties of tunneling field effect transistors (TFETs) fabricated on silicon-on-insulator substrate. Unlike conventional large FETs, where LFN obeys a 1/f frequency dependence, in large TFETs the LFN is dominated by random telegraph signal (RTS) noise...

  • Multistable floating body potentials: The cause of hysteresis in silicon-on-insulator.... Liu, Patrick S.; Li, G.P. // Applied Physics Letters;4/13/1992, Vol. 60 Issue 15, p1845 

    Examines the hysteresis characteristics in n-channel silicon-on-insulator metal-oxide-semiconductor transistors. Induction of hysteresis by multistable floating body potentials; Reduction of parasitic bipolar current gain and carrier multiplication factor; Use of body current scanning technique.

  • Photoluminescence study of an ultrathin strained silicon on insulator layer. Munguía, J.; Bremond, G.; de la Torre, J.; Bluet, J.-M. // Applied Physics Letters;1/22/2007, Vol. 90 Issue 4, p042110 

    Low temperature photoluminescence has been performed in order to analyze the strain effect on the Si band structure for an 8 nm thick tensile strained silicon layer on insulator. The authors show three phonon assisted optical transitions related to the strained silicon top layer at 0.923, 0.983,...

  • Electron valence-band tunneling-induced Lorentzian noise in deep submicron silicon-on-insulator metal–oxide–semiconductor field-effect transistors. Lukyanchikova, N. B.; Petrichuk, M. V.; Garbar, N.; Mercha, A.; Simoen, F.; Claeys, C. // Journal of Applied Physics;10/1/2003, Vol. 94 Issue 7, p4461 

    In this article, the impact of several electrical and technological parameters on a particular type of Lorentzian noise, occurring in deep submicron silicon-on-insulator (SOI) metal–oxide–semiconductor field-effect transistors with an ultrathin gate dielectric is described and a...

  • Doped silicon single electron transistors with single island characteristics. Augke, R.; Eberhardt, W.; Single, C.; Prins, F. E.; Prins, F.E.; Wharam, D. A.; Wharam, D.A.; Kern, D. P.; Kern, D.P. // Applied Physics Letters;4/10/2000, Vol. 76 Issue 15 

    Uniformly doped single electron transistors nominally consisting of a single island and two silicon tunneling barriers have been fabricated on silicon-on-insulator material. Two operation regimes are found depending upon the gate voltages applied. The structure acts either as a multiple tunnel...

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics