TITLE

Cache memory energy minimization in VLIW processors

AUTHOR(S)
Mohamed, Nagm; Botros, Nazeih; Alweh, Mohamad
PUB. DATE
December 2009
SOURCE
Journal of Communication & Computer;Dec2009, Vol. 6 Issue 12, p70
SOURCE TYPE
Academic Journal
DOC. TYPE
Article
ABSTRACT
This is a comparative study of cache energy dissipations in Very Long Instruction Word (VLIW) and the classical superscalar microprocessors. While architecturally different, the two types are analyzed in this work under the assumption of having similar underlying silicon fabrication platforms. The outcomes of the study reveal how energy is exploited in the cache system of the former which makes it more appealing to low-power applications compared to the latter.
ACCESSION #
53445706

 

Related Articles

  • Performance Without A Power Penalty. Davis, Jessica // Electronic News;3/13/2006, Vol. 52 Issue 11, p61 

    The article reports on the new Core Microarchitecture launched by Intel in March 2006. Intel focuses on power in creating the microarchitecture. It discusses the five separate areas designed to improve performance on which the microarchitecture relies including Intelligent Power Capability. A...

  • A State Metrics Cache Reduced Decoding Architecture for Double Binary Convolutional Turbo Code. Ming Zhan; Yiyuan Xie; Jin Guo // Information Technology Journal;2013, Vol. 12 Issue 18, p4303 

    The size of State Metrics Cache (SMC) has a predominant impact on overall power dissipation of double binary convolutional turbo code (DB-CTC) decoder. This study proposes a scheme to reduce the word width of SMC and hence to decrease its total size. Instead of accessing the forward state...

  • POWER REDUCTION IN ADVANCED EMBEDDED IPC PROCESSORS. Ubal, R.; Sahuquillo, J.; Petit, S.; Hassan, H.; López, P. // Intelligent Automation & Soft Computing;Sep2009, Vol. 15 Issue 3, p495 

    Nowadays, embedded systems are found in a wide range of pervasive devices (e.g., smart phones, PDAs, or digital cameras). These devices contain large cache memories, whose power consumption can reach about 50% of the total spent energy, from which leakage energy is the predominant fraction in...

  • A New Transmission Gate based Single Ended SRAM Cell. Kumar, T. Siva; Kumar, Arvind // International Journal of Applied Engineering Research;2010, Vol. 5 Issue 2, p261 

    The cache memories are an important part of a typical memory hierarchy. They help to match the fast processor, with a slower secondary memory, which acts as a bottleneck for high speed computing. The DRAM, another important memory, with its small, one transistor cell, looks very tempting to be...

  • 486SX chip PC.  // Management Services;Jun91, Vol. 35 Issue 6, p42 

    The first personal computer to use the new Intel 486SX microprocessor is the Premium II/20 from AST Computers. AST's upgradable architecture means that the existing Premium II does not need a complete computer architecture redesign, the new processor technology is rapidly incorporated onto a new...

  • Dynamic Memory Instruction Bypassing. Ortega, Daniel; Valero, Mateo; Ayguadé, Eduard // International Journal of Parallel Programming;Jun2004, Vol. 32 Issue 3, p199 

    Reducing the latency of load instructions is among the most crucial aspects to achieve high performance for current and future microarchitectures. Deep pipelining impacts load-to-use latency even for loads that hit in cache. In this paper we present a dynamic mechanism which detects relations...

  • Data Cache Prefetching With Dynamic Adaptation. Khan, Minhaj Ahmad // Computer Journal;May2011, Vol. 54 Issue 5, p815 

    Modern processors based on VLIW architecture rely heavily on software cache prefetching incorporated by the compiler. For accurate prefetching different factors such as latencies of the loop iterations need to be taken into account, which cannot be determined at (static) compile time....

  • Dual Independent Bus.  // Network Dictionary;2007, p164 

    An encyclopedia entry on the "Dual Independent Bus" (DIB) computer architecture is presented. DIB is introduced in Intel's Pentium II to connect the processor, memory and L2 cache. The processor is connected by one bus to L2 cache, and a second connects the processor to main memory. Among the...

  • Nassda's HSIM Changes Memory Design. Zhang, Xionan // Electronic News;09/11/2000, Vol. 46 Issue 37, p40 

    Focuses on the prevalence of large memory blocks in microprocessors. Importance of cache memories in graphics processors; Challenges about memory design; Background on the capabilities of HSIM, a memory system developed at Nvidia.

Share

Read the Article

Courtesy of THE LIBRARY OF VIRGINIA

Sorry, but this item is not currently available from your library.

Try another library?
Sign out of this library

Other Topics